peb20560 Infineon Technologies Corporation, peb20560 Datasheet - Page 161

no-image

peb20560

Manufacturer Part Number
peb20560
Description
Dsp Oriented Pbx Controller Doc
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb20560HV3.1
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb20560HV3.1
Manufacturer:
STK
Quantity:
5 510
Part Number:
peb20560V2.1
Manufacturer:
INFINEON
Quantity:
3 900
Part Number:
peb20560V2.1-33D0C
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb20560V2.1-33D0C
Manufacturer:
MOT
Quantity:
5 510
2.9
The On-chip Emulation (Debugger) allows “bugs” in the application software to be found
and corrected early in design cycle. It is implemented partly in hardware and partly in
software. It interprets functions such as Go, Abort, Stop, Data Read/Write and also
performes instruction and data breakpoints, program flow trace buffering and breakpoint
on event at operation cycle speed without additional off-chip hardware. Different
breakpoints can be set on:
• Program Address
• Data Address
• Data Value
• Single Step
• Interrupt
Once a condition is met the On-Chip Emulation activates the TRAP mechanism causing
the kernel to suspend any action and jump into the service routine. An additional external
signal (STOP pin) is provided to stop in parallel any connected processing element.
Program flow tracing includes dynamic recording of program addresses. Those
addresses provide a full program flow graph of instruction being executed.
2.10
The µP and the DSP communicate via a bidirectional mailbox according to a user
definable protocol. This mailbox includes two separate parts:
• µP mailbox - enables transfer from the µP to the OAK.
• OAK mailbox - enable transfer from the OAK to the µP.
Both parts includes a command register, 6 × 16 bits registers and a busy bit. The
commands syntax will be defined by the user. An example for some commands can be
found in the boot sequence definition within the DCU description.
2.10.1
The µP mailbox includes six general purpose sixteen bit registers (MDTx), an 8-bit
command register (MCMD) and one 8-bit busy register (MBUSY). The registers MDTx
and MCMD can be written by the µP and read by the OAK. MBUSY can be read by µP.
A write of the µP to the µP mailbox command register generates an interrupt to the OAK
(INT2). Therefore, when the user wants to transfer more data the command register
must be written last.
A busy bit which can be read by the µP (MBUSY) is set automatically after a write to the
µP command register and reset by a direct OAK write operation to it.
Users can define own opcodes (up to 256 opcodes) for the transfer direction from the µP
to the OAK.
Semiconductor Group
On-chip Emulation (OCEM)
Mailbox
µP Mailbox
2-115
Functional Block Description
PEB 20560
2003-08

Related parts for peb20560