S1D13505 Epson Electronics America, Inc., S1D13505 Datasheet - Page 523

no-image

S1D13505

Manufacturer Part Number
S1D13505
Description
LCD Controller
Manufacturer
Epson Electronics America, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D13505F00A
Manufacturer:
EPSON
Quantity:
254
Part Number:
S1D13505F00A100
Manufacturer:
EPSON
Quantity:
8 000
Part Number:
S1D13505F00A2
Manufacturer:
EPSON
Quantity:
5
Part Number:
S1D13505F00A2
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13505F00A200
Manufacturer:
EPSON
Quantity:
1 400
Part Number:
S1D13505F00A200
Manufacturer:
Epson Electronics America Inc-Semiconductor Div
Quantity:
10 000
Part Number:
S1D13505F00A200
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Epson Research and Development
Vancouver Design Center
4 Direct Connection to the Toshiba TX3912
4.1 Hardware Description
Interfacing to the Toshiba MIPS TX3912 Processor
Issue Date: 01/02/05
Note:
ENDIAN
When connecting the S1D13505 RESET# pin, the system designer should be aware of all
conditions that may reset the S1D13505 (e.g. CPU reset can be asserted during wake-up
from power-down modes, or during debug states).
The S1D13505 was specifically designed to support the Toshiba MIPS TX3912 processor.
When configured, the S1D13505 will utilize one of the PC Card slots supported by the
processor.
the Attribute and IO address range. The processor provides address bits A[12:0], with
A[23:13] being multiplexed and available on the falling edge of ALE. Peripherals requiring
more than 8K bytes of address space would require an external latch for these multiplexed
bits. However, the S1D13505 has an internal latch specifically designed for this processor
making additional logic unnecessary. To further reduce the need for external components,
the S1D13505 has an optional BUSCLK divide-by-2 feature, allowing the high speed
DCLKOUT from the processor to be directly connected to the BUSCLK input of the
S1D13505. An optional external oscillator may be used for BUSCLK since the S1D13505
will accept host bus control signals asynchronously with respect to BUSCLK.
The following diagram shows a typical implementation of the interface.
In this example implementation, the S1D13505 occupies one PC Card slot and resides in
TX3912
Figure 4-1: Typical Implementation of Direct Connection
CARDxWAIT*
CARDIOWR*
CARDxCSH*
CARDIORD*
CARDxCSL*
CARDREG*
DCLKOUT
D[23:16]
D[31:24]
A[12:0]
WE*
ALE
RD*
V
...or...
DD
System RESET
Oscillator
See text
pull-up
V
DD
(+3.3V)
AB20
M/R#
CS#
BS#
AB[16:13]
AB[12:0]
DB[15:8]
DB[7:0]
AB19
AB18
AB17
WE1#
RD/WR#
RD#
WE0#
WAIT#
RESET#
BUSCLK
CLKI
S1D13505
X23A-G-010-04
S1D13505
Page 11

Related parts for S1D13505