S1D13505 Epson Electronics America, Inc., S1D13505 Datasheet - Page 153

no-image

S1D13505

Manufacturer Part Number
S1D13505
Description
LCD Controller
Manufacturer
Epson Electronics America, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D13505F00A
Manufacturer:
EPSON
Quantity:
254
Part Number:
S1D13505F00A100
Manufacturer:
EPSON
Quantity:
8 000
Part Number:
S1D13505F00A2
Manufacturer:
EPSON
Quantity:
5
Part Number:
S1D13505F00A2
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13505F00A200
Manufacturer:
EPSON
Quantity:
1 400
Part Number:
S1D13505F00A200
Manufacturer:
Epson Electronics America Inc-Semiconductor Div
Quantity:
10 000
Part Number:
S1D13505F00A200
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Epson Research and Development
Vancouver Design Center
15 Power Save Modes
Hardware Functional Specification
Issue Date: 01/02/02
Register Access Possible?
Memory Access Possible?
LUT Access Possible?
Host Interface outputs
Display Active?
CRT/DAC outputs
DRAM outputs
Function
LCD outputs
LCDPWR
Pins
Three power save modes are incorporated into the S1D13505 to meet the important need for power
reduction in the hand-held device market.
1.
2.
Refresh method is selectable by REG[1Ah]. Supported methods are CBR refresh, self-refresh
or no refresh at all.
The FPFRAME and FPLINE signals are set to their inactive states during power-down. The in-
active states are determined by REG[07h] bit 6 and REG[0Ch] bit 6. A problem may occur if
the inactive state is high (typical TFT/D-TFD configuration) and power is removed from the
LCD panel.
For software suspend the problem can be solved in the following manner. At power-down, first
enable software suspend, then wait ~120 VNDP, and lastly reverse the polarity bits. At power-
up, first disable software suspend, then revert the polarity bits back to the configuration state.
For hardware suspend an external hardware solution would be to use an AND gate on the sync
signal. One input of the AND gate is connected to a sync signal, the other input would be tied
to the panel’s logic power supply. When the panel’s logic power supply is removed, the sync
signal is forced low.
Table 15-1: Power Save Mode Function Summary
Table 15-2: Pin States in Power-save Modes
(LCDEnable = 1)
(LCDEnable = 1)
(CRTEnable = 1)
(Active)
Normal
Active
Active
Active
Active
(Active)
Normal
On
Yes
Yes
Yes
Yes
LCDEnable = 0
CRTEnable = 0
CBR Refresh
Forced Low
No Display
LCDEnable = 0
CRTEnable = 0
Disabled
Active
No Display
only
Off
Power Save Mode (PSM)
Yes
Yes
Yes
No
Pin State
2
Refresh Only
Forced Low
Software
Suspend
Disabled
Active
Off
Software
Suspend
Yes
Yes
No
No
2
1
Refresh Only
Forced Low
Hardware
Suspend
Disabled
Disabled
Off
Hardware
Suspend
No
No
No
No
X23A-A-001-14
2
1
S1D13505
Page 147

Related parts for S1D13505