S1D13505 Epson Electronics America, Inc., S1D13505 Datasheet - Page 166

no-image

S1D13505

Manufacturer Part Number
S1D13505
Description
LCD Controller
Manufacturer
Epson Electronics America, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D13505F00A
Manufacturer:
EPSON
Quantity:
254
Part Number:
S1D13505F00A100
Manufacturer:
EPSON
Quantity:
8 000
Part Number:
S1D13505F00A2
Manufacturer:
EPSON
Quantity:
5
Part Number:
S1D13505F00A2
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13505F00A200
Manufacturer:
EPSON
Quantity:
1 400
Part Number:
S1D13505F00A200
Manufacturer:
Epson Electronics America Inc-Semiconductor Div
Quantity:
10 000
Part Number:
S1D13505F00A200
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Page 12
2 Initialization
S1D13505
X23A-G-003-07
Register
[1B]
[23]
[01]
[22]
[02]
[03]
[04]
[05]
0000 0000
1000 0000
0011 0000
0100 1000
0001 0110
0000 0000
0100 1111
0000 0011
Value
Note
This section describes how to initialize the S1D13505. Sample code for performing
initialization of the S1D13505 is provided in the file init13505.c which is available on the
internet at http://www.eea.epson.com.
S1D13505 initialization can be broken into three steps. First, enable the S1D13505
controller (if necessary identify the specific controller). Next, set all the registers to their
initial values. Finally, program the Look-Up Table (LUT) with color values. This section
does not deal with programming the LUT, see Section 4 of this manual for LUT
programming details.
The following table represents the sequence and values written to the S1D13505 registers
to control a configuration with these specifications:
• 640x480 color dual passive format 1 LCD @ 75Hz.
• 8-bit data interface.
• 8 bit-per-pixel (bpp) - 256 colors.
• 31.5 MHz input clock.
• 50 ns EDO-DRAM, 2 CAS, 4 ms refresh, CAS before RAS.
When using an ISA evaluation board in a PC (i.e. S5U13505B00C), there are two addi-
tional steps that must be carried out before initialization. First, confirm that 16-bit mode
is enabled by writing to address F80000h. Then, if hardware suspend is enabled, disable
suspend mode by writing to F00000h. For further information on ISA evaluation boards
refer to the S5U13505B00C Rev. 1.0 ISA Bus Evaluation Board User Manual, document
number X23A-G-004-xx.
Enable the host interface
Disable the FIFO
Memory configuration
- divide ClkI by 512 to get 4 ms for 256 refresh cycles
- this is 2-CAS# EDO memory
Performance Enhancement 0 - refer to the hardware
specification for a complete description of these bits
Panel type - non-EL, 8-bit data, format 1, color, dual, passive
Mod rate used by older monochrome panels - set to 0
Horizontal display size = (Reg[04]+1)*8 = (79+1)*8 = 640 pixels
Horizontal non-display size = (Reg[05]+1)*8 = (3+1)*8 = 32
pixels
Table 2-1: S1D13505 Initialization Sequence
Notes
Epson Research and Development
Programming Notes and Examples
S1D13505 Hardware
Functional Specification,
document number
X23A-A-001-xx
see note for REG[16h] and
REG[17h]
Vancouver Design Center
Issue Date: 01/02/05
See Also

Related parts for S1D13505