HD6432646 Hitachi, HD6432646 Datasheet - Page 616
HD6432646
Manufacturer Part Number
HD6432646
Description
(HD64F264x Series) 16-Bit Microcomputer
Manufacturer
Hitachi
Datasheet
1.HD6432646.pdf
(1155 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6432646A52FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646B37FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646B67FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6432646B99FCJ
Manufacturer:
MOT
Quantity:
44
Part Number:
HD6432646B99FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6432646C41FCJ
Manufacturer:
RENESAS
Quantity:
1 954
Part Number:
HD6432646C41FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6432646C64FCJ
Manufacturer:
RENESAS
Quantity:
1 500
Company:
Part Number:
HD6432646C90FCJV
Manufacturer:
RENESAS
Quantity:
3 967
Company:
Part Number:
HD6432646D08FCJV
Manufacturer:
RENESAS
Quantity:
1 700
- Current page: 616 of 1155
- Download datasheet (5Mb)
HCAN sleep mode is entered by setting the HCAN sleep mode bit (MCR5) to 1 in the master
control register (MCR). If the CAN bus is operating, the transition to HCAN sleep mode is
delayed until the bus becomes idle.
Either of the following methods of clearing HCAN sleep mode can be selected by making a setting
in the MCR7 bit.
1. Clearing by software
2. Clearing by CAN bus operation
Eleven recessive bits must be received after HCAN sleep mode is cleared before CAN bus
communication is enabled again.
Clearing by software: HCAN sleep mode is cleared by writing a 0 to MCR5 from the CPU.
Clearing by CAN bus operation: Clearing by CAN bus operation occurs automatically when the
CAN bus performs an operation and this change is detected. The first message is not received in
the mailbox and normal receiving starts from the next message. When a change is detected on the
CAN bus in HCAN sleep mode, the bus operation interrupt flag (IRR12) is set in the interrupt
register (IRR). If the bus interrupt mask (IMR12) in the interrupt mask register (IMR) is set to the
interrupt enable value at this time, an interrupt can be sent to the CPU.
15.3.6
The HCAN halt mode is provided to enable mailbox settings to be changed without performing an
HCAN hardware or software reset. Figure 15-12 shows a flowchart of the HCAN halt mode.
582
HCAN Halt Mode
CAN bus communication possible
MBCR setting
MCR1 = 1
MCR1 = 0
Bus idle?
Figure 15-12 HCAN Halt Mode Flowchart
Yes
No
: Settings by user
: Processing by hardware
Related parts for HD6432646
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Silicon N-Channel Power MOS FET Module
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
High Speed Power Switching
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
Silicon N-Channel IGBT
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
8MHz V(cc): -0.3 to +7.0V V(in): -0.3 to +0.3V advanced CRT controller (ACRTC)
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-WORD x 4-BIT MULTIPORT CMOS VIDEO RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-WORD x 4-BIT MULTIPORT CMOS VIDEO RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-word ? 4-bit High Speed CMOS Static RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
SINGLE CHIP CODEC WITH FILTERS(COMBO)
Manufacturer:
HITACHI
Datasheet: