HD6432646 Hitachi, HD6432646 Datasheet - Page 218

• Manufacturer Part Number: HD6432646
• Description: (HD64F264x Series) 16-Bit Microcomputer
• Manufacturer: Hitachi

8.2
8.2.1
MRA is an 8-bit register that controls the DTC operating mode.
Bits 7 and 6—Source Address Mode 1 and 0 (SM1, SM0): These bits specify whether SAR is
to be incremented, decremented, or left fixed after a data transfer.
Bit 7
SM1
0
1
Bits 5 and 4—Destination Address Mode 1 and 0 (DM1, DM0): These bits specify whether
DAR is to be incremented, decremented, or left fixed after a data transfer.
Bit 5
DM1
0
1
184
R/W
Bit
Initial value
Register Descriptions
DTC Mode Register A (MRA)
Bit 6
SM0
—
0
1
Bit 4
DM0
—
0
1
:
:
:
SM1
—
7
*
Description
SAR is fixed
SAR is incremented after a transfer
(by +1 when Sz = 0; by +2 when Sz = 1)
SAR is decremented after a transfer
(by –1 when Sz = 0; by –2 when Sz = 1)
Description
DAR is fixed
DAR is incremented after a transfer
(by +1 when Sz = 0; by +2 when Sz = 1)
DAR is decremented after a transfer
(by –1 when Sz = 0; by –2 when Sz = 1)
SM0
—
6
*
DM1
—
5
*
DM0
—
4
*
MD1
—
3
*
MD0
—
2
*
DTS
—
1
*
*: Undefined
Sz
—
0
*