HD6432646 Hitachi, HD6432646 Datasheet - Page 558

no-image

HD6432646

Manufacturer Part Number
HD6432646
Description
(HD64F264x Series) 16-Bit Microcomputer
Manufacturer
Hitachi
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6432646A52FCJ
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6432646A52FCJ
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6432646A52FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646B37FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646B67FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646B82FCJ
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6432646B99FCJ
Manufacturer:
MOT
Quantity:
44
Part Number:
HD6432646B99FCJ
Manufacturer:
RENESAS
Quantity:
3 967
Part Number:
HD6432646B99FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646C41FCJ
Manufacturer:
RENESAS
Quantity:
1 954
Part Number:
HD6432646C41FCJ
Manufacturer:
RENESAS
Quantity:
1 700
Part Number:
HD6432646C41FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646C64FCJ
Manufacturer:
RENESAS
Quantity:
1 500
Part Number:
HD6432646C90FCJV
Manufacturer:
RENESAS
Quantity:
3 967
Part Number:
HD6432646D08FCJV
Manufacturer:
RENESAS
Quantity:
1 700
requests, and receive data full interrupt (RXI) requests. The transmit end interrupt (TEI) request is
not used in this mode.
When the TEND flag in SSR is set to 1, a TXI interrupt request is generated.
When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated.
When any of flags ORER, PER, and ERS in SSR is set to 1, an ERI interrupt request is generated.
The relationship between the operating states and interrupt sources is shown in table 14-8.
Note: For block transfer mode, see section 13.4, SCI Interrupts.
Table 14-8 Smart Card Mode Operating States and Interrupt Sources
Operating State
Transmit Mode Normal
Receive Mode Normal
Data Transfer Operation by DTC: In smart card mode, as with the normal SCI, transfer can be
carried out using the DTC. In a transmit operation, the TDRE flag is also set to 1 at the same time
as the TEND flag in SSR, and a TXI interrupt is generated. If the TXI request is designated
beforehand as a DTC activation source, the DTC will be activated by the TXI request, and transfer
of the transmit data will be carried out. The TDRE and TEND flags are automatically cleared to 0
when data transfer is performed by the DTC. In the event of an error, the SCI retransmits the same
data automatically. During this period, TEND remains cleared to 0 and the DTC is not activated.
Therefore, the SCI and DTC will automatically transmit the specified number of bytes, including
retransmission in the event of an error. However, the ERS flag is not cleared automatically when
an error occurs, and so the RIE bit should be set to 1 beforehand so that an ERI request will be
generated in the event of an error, and the ERS flag will be cleared.
When performing transfer using the DTC, it is essential to set and enable the DTC before carrying
out SCI setting. For details of the DTC setting procedures, see section 8, Data Transfer Controller
(DTC).
In a receive operation, an RXI interrupt request is generated when the RDRF flag in SSR is set to
1. If the RXI request is designated beforehand as a DTC activation source, the DTC will be
activated by the RXI request, and transfer of the receive data will be carried out. The RDRF flag is
cleared to 0 automatically when data transfer is performed by the DTC. If an error occurs, an error
524
operation
Error
operation
Error
Flag
TEND
ERS
RDRF
PER, ORER
Enable Bit
TIE
RIE
RIE
RIE
Interrupt
Source
TXI
ERI
RXI
ERI
DTC Activation
Possible
Not possible
Possible
Not possible

Related parts for HD6432646