HD6432646 Hitachi, HD6432646 Datasheet - Page 604

no-image

HD6432646

Manufacturer Part Number
HD6432646
Description
(HD64F264x Series) 16-Bit Microcomputer
Manufacturer
Hitachi
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6432646A52FCJ
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6432646A52FCJ
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6432646A52FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646B37FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646B67FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646B82FCJ
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6432646B99FCJ
Manufacturer:
MOT
Quantity:
44
Part Number:
HD6432646B99FCJ
Manufacturer:
RENESAS
Quantity:
3 967
Part Number:
HD6432646B99FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646C41FCJ
Manufacturer:
RENESAS
Quantity:
1 954
Part Number:
HD6432646C41FCJ
Manufacturer:
RENESAS
Quantity:
1 700
Part Number:
HD6432646C41FCJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6432646C64FCJ
Manufacturer:
RENESAS
Quantity:
1 500
Part Number:
HD6432646C90FCJV
Manufacturer:
RENESAS
Quantity:
3 967
Part Number:
HD6432646D08FCJV
Manufacturer:
RENESAS
Quantity:
1 700
Message transmission and interrupts
Initialization (After Hardware Reset Only): These settings should be made while the HCAN is
in bit configuration mode.
570
a. Message transmission wait
b. Message transmission completion and interrupt
c. Message transmission abort
d. Message retransmission
IRR0 clearing
The reset interrupt flag (IRR0) is always set after a reset or recovery from software standby
mode. A HCAN interrupt is immediately entered if interrupts are enabled, so that IRR0 must
be cleared.
Bit rate settings
Set values relating to the CAN bus communication speed and resynchronization. Refer to Bit
Rate and Bit Timing Settings in section 15.3.2, Initialization after Hardware Reset, for details.
Mailbox transmit/receive settings
Mailbox transmit/receive settings should be made in advance. A total of 15 mailbox can be set
for transmission or reception (mailboxes 1 to 15). To set a mailbox for transmission, clear the
corresponding bit to 0 in the mailbox configuration register (MBCR). Refer to Mailbox
transmit/receive settings in section 15.3.2, Initialization after Hardware Reset, for details.
Mailbox initialization
As message control/data registers (MCx[x], MDx[x]) are configured in RAM, their initial
values after powering on are undefined, and so bit initialization is necessary. Write 0s or 1s to
the mailboxes. Refer to Mailbox (message control/data (Mcx[x], Mdx[x])) initial settings in
section 15.3.2, Initialization after Hardware Reset, for details.
Message transmission method setting
Set the transmission method for mailboxes designated for transmission. The following two
transmission methods can be used. Refer to Message transmission method settings in section
15.3.2, Initialization after Hardware Reset, for details.
a. Transmission order determined by message identifier priority
b. Transmission order determined by mailbox number priority

Related parts for HD6432646