PEF2256 INFINEON [Infineon Technologies AG], PEF2256 Datasheet - Page 430

no-image

PEF2256

Manufacturer Part Number
PEF2256
Description
E1/T1/J1 Framer and Line Interface Component for Long- and Short-Haul Applications
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEF2256EV2.1ES
Manufacturer:
HARRIS
Quantity:
101
Part Number:
PEF2256EV2.2
Manufacturer:
INFINEON
Quantity:
513
Part Number:
PEF2256EV2.2
Manufacturer:
LANTIQ
Quantity:
8 000
Part Number:
PEF2256H
Manufacturer:
infineon
Quantity:
6
Part Number:
PEF2256H V1.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEF2256HV
Manufacturer:
INF
Quantity:
20 000
Part Number:
PEF2256HV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEF2256HV2.1
Quantity:
116
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON
Quantity:
672
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON
Quantity:
8 000
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEF2256HV2.2
Quantity:
7
Framer Receive Status Register 1 (Read)
FRS1
EXZD
PDEN
LLBDD
LLBAD
User’s Manual
Hardware Description
EXZD
7
Excessive Zeros Detected
Significant
(FMR2.EXZE = 1).
Set after detecting of more than 7 (B8ZS code) or more than 15 (AMI
code) contiguous zeros in the received bit stream. This bit is cleared
on read.
Pulse-Density Violation Detected
The pulse-density of the received data stream is below the
requirement defined by ANSI T1. 403 or more than 14 consecutive
zeros are detected. With the violation of the pulse-density this bit is
set and remains active until the pulse-density requirement is fulfilled
for 23 consecutive "1"-pulses.
Additionally an interrupt status ISR0.PDEN is generated with the
rising edge of PDEN.
Line Loop-Back Deactivation Signal Detected
This bit is set in case of the LLB deactivate signal is detected and then
received over a period of more than 33.16 ms with a bit error rate less
than 10
exceed 10
If framing is aligned, the first bit position of any frame is not taken into
account for the error rate calculation.
Any change of this bit causes an LLBSC interrupt.
Line Loop-Back Activation Signal Detected/PRBS Status
Depending on bit LCR1.EPRM the source of this status bit changed.
LCR1.EPRM = 0: This bit is set in case of the LLB activate signal is
detected and then received over a period of more than 33.16 ms with
a bit error rate less than 10
error rate does not exceed 10
If framing is aligned, the first bit position of any frame is not taken into
account for the error rate calculation.
Any change of this bit causes an LLBSC interrupt.
PDEN
-2
. The bit remains set as long as the bit error rate does not
-2
.
only
LLBDD
if
430
excessive
LLBAD
-2
. The bit remains set as long as the bit
-2
.
zeros
detection
XLS
DS1.1, 2003-10-23
T1/J1 Registers
PEF 2256 H/E
XLO
0
is
FALC
enabled
(4D)
®
56

Related parts for PEF2256