PEF2256 INFINEON [Infineon Technologies AG], PEF2256 Datasheet - Page 133

no-image

PEF2256

Manufacturer Part Number
PEF2256
Description
E1/T1/J1 Framer and Line Interface Component for Long- and Short-Haul Applications
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEF2256EV2.1ES
Manufacturer:
HARRIS
Quantity:
101
Part Number:
PEF2256EV2.2
Manufacturer:
INFINEON
Quantity:
513
Part Number:
PEF2256EV2.2
Manufacturer:
LANTIQ
Quantity:
8 000
Part Number:
PEF2256H
Manufacturer:
infineon
Quantity:
6
Part Number:
PEF2256H V1.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
PEF2256HV
Manufacturer:
INF
Quantity:
20 000
Part Number:
PEF2256HV2.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEF2256HV2.1
Quantity:
116
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON
Quantity:
672
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON
Quantity:
8 000
Part Number:
PEF2256HV2.2
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEF2256HV2.2
Quantity:
7
5.1.12
According to the input jitter defined by PUB62411 the FALC
jitter which is specified in
Table 30
Specification
PUB 62411
5.1.13
The following functions are performed:
If programmed and applicable to the selected multiframe format, CRC checking of the
incoming data stream is done by generating check bits for a CRC multiframe according
to the CRC6 procedure (as defined in ITU-T G.704). These bits are compared with those
check bits that are received during the next CRC multiframe. If there is at least one
mismatch, the 16-bit CRC error counter is incremented.
5.1.14
The received bit stream is stored in the receive elastic buffer. The memory is organized
as a two-frame elastic buffer with a maximum size of 2
buffer is configured independently for the receive and transmit direction. Programming
of the receive buffer size is done by SIC1.RBS1/0:
User’s Manual
Hardware Description
Synchronization on pulse frame and multiframe
Error indication when synchronization is lost. In this case, AIS is sent to the system
side automatically and remote alarm to the remote end if enabled.
Initiating and controlling of resynchronization after reaching the asynchronous state.
This is done automatically by the FALC
interface.
Detection of remote alarm (yellow alarm) indication from the incoming data stream.
Separation of service bits and data link bits. This information is stored in special
status registers.
Detection of framed or unframed in-band loop-up/-down code
Generation of various maskable interrupt statuses of the receiver functions.
Generation of control signals to synchronize the CRC checker, and the receive
elastic buffer.
Output Jitter (T1/J1)
Framer/Synchronizer (T1/J1)
Receive Elastic Buffer (T1/J1)
Output Jitter (T1/J1)
Lower Cutoff
10 Hz
8 kHz
10 Hz
Table 30
Measurement Filter Bandwidth
below.
Broadband
133
®
Upper Cutoff
40 kHz
8 kHz
40 kHz
56 or user controlled by the microprocessor
Functional Description T1/J1
193 bit. The size of the elastic
®
56 generates the output
Output Jitter
(UI peak to peak)
< 0.015
< 0.015
< 0.015
< 0.02
DS1.1, 2003-10-23
PEF 2256 H/E
FALC
®
56

Related parts for PEF2256