PIC18C242 MICROCHIP [Microchip Technology], PIC18C242 Datasheet - Page 209

• Manufacturer Part Number: PIC18C242
• Description: High-Performance Microcontrollers with 10-Bit A/D
• Manufacturer: MICROCHIP [Microchip Technology]

CPFSGT
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
If skip:
If skip and followed by 2-word instruction:
Example:
7/99 Microchip Technology Inc.
Before Instruction
After Instruction
operation
operation
operation
Decode
No
No
No
PC
WREG
If REG
If REG
Q1
Q1
Q1
PC
PC
register ’f’
operation
operation
operation
Compare f with WREG, skip if f >
WREG
[ label ] CPFSGT
0
a
(f)
skip if (f) > (WREG)
(unsigned comparison)
None
Compares the contents of data
memory location ’f’ to the contents
of the WREG by performing an
unsigned subtraction.
If the contents of ’f’ are greater than
the contents of
instruction is discarded and a NOP
is executed instead making this a
two-cycle instruction. If ’a’ is 0, the
Access Bank will be selected, over-
riding the BSR value. If ’a’ = 1,
then the bank will be selected as
per the BSR value (default).
1
1(2)
Note: 3 cycles if skip and followed
by a 2-word instruction
HERE
NGREATER
GREATER
Read
0110
No
No
No
Q2
Q2
Q2
=
=
>
=
f
[0,1]
=
WREG),
255
Address (HERE)
?
WREG;
Address (GREATER)
WREG;
Address (NGREATER)
010a
operation
operation
operation
CPFSGT REG, 0
:
:
Process
Data
No
No
No
Q3
Q3
Q3
,
then the fetched
ffff
f,a
operation
operation
operation
operation
No
No
No
No
Q4
Q4
Q4
ffff
Preliminary
CPFSLT
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
If skip:
If skip and followed by 2-word instruction:
Example:
Before Instruction
After Instruction
operation
operation
operation
Decode
PC
W
If REG
PC
If REG
PC
No
No
No
Q1
Q1
Q1
register ’f’
operation
operation
operation
Compare f with WREG, skip if f <
WREG
[ label ] CPFSLT
0
a
(f) – WREG),
skip if (f) < (WREG)
(unsigned comparison)
None
Compares the contents of data
memory location 'f' to the contents
of WREG by performing an
unsigned subtraction.
If the contents of 'f' are less than
the contents of WREG, then the
fetched instruction is discarded and
a NOP is executed instead making
this a two-cycle instruction. If ’a’ is
0, the Access Bank will be
selected. If ’a’ is 1 the BSR will not
be overridden (default).
1
1(2)
Note: 3 cycles if skip and followed
by a 2-word instruction
HERE
NLESS
LESS
Read
0110
No
No
No
Q2
Q2
Q2
=
=
<
=
f
[0,1]
=
PIC18CXX2
255
Address (HERE)
?
WREG;
Address (LESS)
WREG;
Address (NLESS)
CPFSLT REG, 1
:
:
000a
operation
operation
operation
Process
Data
No
No
No
Q3
Q3
Q3
DS39026B-page 209
ffff
f,a
operation
operation
operation
operation
No
No
No
No
Q4
Q4
Q4
ffff