tc59ym916bkg24a ETC-unknow, tc59ym916bkg24a Datasheet - Page 10

no-image

tc59ym916bkg24a

Manufacturer Part Number
tc59ym916bkg24a
Description
The Second Generation 512-megabit Xdrtm Dram
Manufacturer
ETC-unknow
Datasheet
Request Packets
diagrams for packet formats, field encoding and packet interactions.
Request Packet Formats
There are five types of request packets:
in Figure 3.
clock. The request packet formats are distinguished by the OP3..OP0 field. This field also specifies the operation
code of the desired command.
activate (ACT) command.
and sub-opcode (WRX) are specified for the read (RD) and write (WR) commands.
and mask field (M) are specified for the masked write (WRM) command.
are specified for the precharge (PRE) commands. An address field (RA) and sub-opcode (ROP) are specified for the
refresh (REF) commands.
A request packet carries address and control information to the memory device. This section contains tables and
Table 2 describes fields within different request packet types. Various request packet type formats are illustrated
Each packet type consists of 24 bits sampled on the RQ11..RQ0 pins on two successive edges of the CFM/CFMN
In the ROWA packet, a bank address (BA), row address (R), and command delay (DELA) are specified for the
In the COL packet, a bank address (BC), column address (C), sub-column address (SC), command delay (DELC),
In the COLM packet, a bank address (BC), column address (C), sub-column address (SC), command delay (DELC),
In the ROWP packet, two independent commands may be specified. A bank address (BP) and sub-opcode (POP)
In the COLX packet, a sub-operation code field (XOP) is specified for the remaining commands.
1. ROWA - specifies an ACT command
2. COL - specifies RD and WR commands
3. COLM - specifies a WRM command
4. ROWP - specifies PRE and REF commands
5. COLX - specifies the remaining commands
ROP2..ROP0
POP2..POP0
XOP3..XOP0
OP3..OP0
BC2..BC0
SC3..SC0
RA7..RA0
BA2..BA0
BP2..BP0
R10..R0
M7..M0
C9..C4
DELA
DELC
WRX
Field
ROWA/ROWP/CO
L/COLM/COLX
Packet Types
COL/COLM
COL/COLM
COL/COLM
ROWA
ROWP
ROWP
ROWP
ROWP
ROWA
ROWA
COLM
COLX
COL
COL
Table 2. Request Field Description
4-bit operation code that specifies packet format.
(Encoded commands are in a Table 3 on page 12.)
Delay the associated row activate command by 0 or 1 t
3-bit bank address for row activate command.
11-bit row address for row activate command.
Specifies RD (=0) or WR (=1) command.
Delay the column read or write command by 0 or 1 t
3-bit bank address for column read or write command.
6-bit column address for column read or write command.
4-bit sub-column address for dynamic width (see “Dynamic Width Control” on page 49).
8-bit mask for masked-write command WRM.
3-bit operation code that specifies row precharge command with a delay of 0 to 3 t
(Encoded commands are in Table 5 on page 13).
3-bit bank address for row precharge command.
3-bit operation code that specifies refresh commands.
(Encoded commands are in Table 4 on page 12).
8-bit refresh address field (specifies BR bank address, delay value, and REFr load value)
4-bit extended operation code that specifies column preload, calibration and Power Down
commands. (Encoded commands are in Table 6 on page13).
TC59YM916BKG24A,32A,32B,40B,32C,40C
Description
CYCLE
CYCLE
.
.
2004-12-15 10/76
Rev 0.1
CYCLE
.

Related parts for tc59ym916bkg24a