r5f21368sdfp Renesas Electronics Corporation., r5f21368sdfp Datasheet - Page 204

• Manufacturer Part Number: r5f21368sdfp
• Description: Renesas Mcu R8c Family / R8c/3xt-a Series
• Manufacturer: Renesas Electronics Corporation.

Under development
R8C/36T-A Group
R01UH0240EJ0001 Rev.0.01
Apr 28, 2011
Figure 13.5
Figure 13.6
Note:
Note:
DTC activation source generation
DTC activation source generation
(writing the transmit data register
(Reading the receive data register
1. When the DTC activation source is SSU/I
1. When the DTC activation source is SSU/I
sets the TDRE bit to 0)
sets the RDRF bit to 0)
Write back control data
Write back control data
to the transmit data register during DTC data transfer sets the TDRE bit to 0.
the receive data register during DTC data transfer sets the RDRF bit to 0.
Read control data
Read control data
Read DTC vector
Read DTC vector
Transfer data
Transfer data
CHNE = 1?
CHNE = 1?
NMIF = 1?
NMIF = 1?
Branch 1
Branch 1
End
End
Preliminary document
Specifications in this document are tentative and subject to change.
DTC Internal Operation Flowchart When DTC Activation Source is SSU/I
Receive Data Full (i = 0 to 3, 5, or 6) (j = 0 to 23)
DTC Internal Operation Flowchart When DTC Activation Source is SSU/I
Transmit Data Empty (i = 0 to 3, 5, or 6) (j = 0 to 23)
No
No
No
No
(1)
(1)
Yes
Yes
Yes
Yes
(writing the transmit data register
(Reading the receive data register
2
2
C bus receive data full, the DTC does not set the RDRF bit in the SISR register to 0. Instead, reading
C bus transmit data empty, the DTC does not set the TDRE bit in the SISR register to 0. Instead, writing data
sets the TDRE bit to 0)
sets the RDRF bit to 0)
Write back control data
Write back control data
Read control data
Read control data
Transfer data
Transfer data
CHNE = 1?
CHNE = 1?
No
No
(1)
(1)
Yes
Yes
Branch 1
0 is written to the bit among bits DTCENi0 to DTCENi7 and an interrupt request is generated
when transfer is either of the following:
- Transfer causing the DTCCTj register value to change from 1 to 0 in normal mode
- Transfer causing the DTCCTj register value to change from 1 to 0 while the RPTINT bit is 1 in
Branch 1
0 is written to the bit among bits DTCENi0 to DTCENi7 when transfer is either of the following:
- Transfer causing the DTCCTj register value to change from 1 to 0 in normal mode
- Transfer causing the DTCCTj register value to change from 1 to 0 while the RPTINT bit is 1 in
DTCENi0 to DTCENi7: Bits in DTCENi registers
RPTINT, CHNE: Bits in DTCCRj register
NMIF: Bit in DTCTL register
RDRF: Bit in SISR register
DTCENi0 to DTCENi7: Bits in DTCENi registers
RPTINT, CHNE: Bits in DTCCRj register
NMIF: Bit in DTCTL register
TDRE: Bit in SISR register
repeat mode
repeat mode
(Reading the receive data register
(writing the transmit data register
does not set the RDRF bit to 0)
Generate an interrupt request
sets the TDRE bit to 0)
Write 0 to the bit among
Write 0 to the bit among
Write back control data
Write back control data
DTCENi0 to DTCENi7
DTCENi0 to DTCENi7
Interrupt handling
Transfer data
Transfer data
for the CPU
CHNE = 1?
CHNE = 1?
No
No
(1)
Yes
Yes
(Reading the receive data register
(writing the transmit data register
does not set the RDRF bit to 0)
sets the TDRE bit to 0)
Write back control data
Write back control data
Read control data
Read control data
Transfer data
Transfer data
CHNE = 1?
CHNE = 1?
No
No
2
2
Page 173 of 725
C bus
C bus
(1)
Yes
Yes
13. DTC