MT90222AG Zarlink Semiconductor, MT90222AG Datasheet - Page 87
MT90222AG
Manufacturer Part Number
MT90222AG
Description
Description = 4 Port Ima & TC PHY For T1, E1 And DSL ;; Package Type = N/a ;; No. Of Pins =
Manufacturer
Zarlink Semiconductor
Datasheet
1.MT90222AG.pdf
(155 pages)
- Current page: 87 of 155
- Download datasheet (2Mb)
Address (Hex):
Direct access
Reset Value (Hex):
Address (Hex):
Direct access
Reset Value (Hex):
Address (Hex):
Direct access
Reset Value (Hex):
Bit #
Bit #
Bit #
15:8
15:8
7:4
3:0
7:0
3
2
1
0
Type
R/W
R/W
R/W
R/W
Type
Type
R/W
R/W
R/W
R
R
A value of 1 means that the Unassigned and Idle cells are discarded upon reception for the
link N.
A value of 1 enables the discard option of the cells with wrong HEC. A value of 0 will
disables the discard option, all the cells will be written to the receive buffer.
A value of 1signifies that the ATM Forum polynomial value (coset) is not to be added to the
HEC before the verification. A value of 0 means that the HEC as per ATM Forum is
calculated and compared (i.e. including the coset).
A value of 1 enables the correction of the cells with a wrong HEC. A value of 0 disable the
correction of the HEC.
DELTA parameter value for the Cell Delineation register. The number of consecutive cells
ALPHA parameter value for the Cell Delineation register. The number of consecutive cells
Unused, Read all 0’s.
with correct HEC to leave the PRESYNC state to go to the SYNC state. The default value
is 6.
with incorrect HEC to leave the SYNC state to go to the HUNT state. The default value is
7.
Unused. Read all 0’s.
Contains the number of consecutive cell periods that the CD circuit will count before the
incoming ATM cell stream to be considered in LCD state. Each count will be done on a
cell by cell basis. The value of this register is multiplied by 2 before being loaded in the
internal counter. (The internal counter value can be from 2 to 510).
Note that a value of 0 is not allowed as an LCD condition would be generated.
1 register per 2 links. Link 0 is paired with link 8, link 1 with link 9 and so on.
0C0C
0x00C9 (1 reg)
1 register for all 16 cell delineation state machines
0067
0x00C8 (1 reg)
000C
0x00C0 - 0x00C7 (8 reg)
1 reg. for all 16 cell delineation state machines
Table 26 - RX Link Control Registers (continued)
Table 27 - Loss of Delineation Register
Table 28 - Cell Delineation Register
Zarlink Semiconductor Inc.
MT90222/3/4
87
Description
Description
Description
Data Sheet
Related parts for MT90222AG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Zarlink Semiconductor Inc [TV IF PREAMPLIFIER]
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
256 x 256 Channels (8 TDM Streams @ 2.048Mb/s) Non-blocking Digital Switch (DX)
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Video Programme Delivery Control Interface Circuit
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
SP8719520MHz LOW CURRENT TWO-MODULUS DIVIDERS
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
REMOTE CONTROL RECEIVER
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
2·5GHz ÷8192 PRESCALER
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
1·3GHz 4256 PRESCALER WITH LOW CURRENT AND LOW RADIATION
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet: