MT90222AG Zarlink Semiconductor, MT90222AG Datasheet - Page 79

no-image

MT90222AG

Manufacturer Part Number
MT90222AG
Description
Description = 4 Port Ima & TC PHY For T1, E1 And DSL ;; Package Type = N/a ;; No. Of Pins =
Manufacturer
Zarlink Semiconductor
Datasheet
Address (Hex):
Direct access
Reset Value (Hex):
Address (Hex):
Direct access
Reset Value (Bin):
15:12
Bit #
7:0
11
10
15
14
13
12
11
10
...
9
8
9
8
7
6
1
0
Type
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
...
R
R
Unused. Read all 0’s.
Reserved. Write 0 for normal operation
Reserved. Write 0 for normal operation
Write 0 for normal operation, 1 to tristate parity.
Parity Bit. EVEN parity is selected when this bit is set. ODD parity is selected when this bit
is cleared.
User Defined Byte. This byte is inserted into the sixth byte of the header when cells are
being output in 16-bit mode.
Reserved.
Stand-by mode bit. When set the RX Utopia will continue to operate normally, but all of the
interface’s output pins will be in high impedance mode.
Override for the tristate of the cell available. When set URxClav’s value is always driven.
Override for the tristate of the UTOPIA data, start of cell, and UTOPIA parity signals.
When set URxData’s, URxSOC’s, and URxPar’s values are always driven.
16/8-bit mode selection bit for the RX UTOPIA data bus. When set the RX UTOPIA
interface is operating in 8-bit mode, when reset it is operating in 16-bit mode.
Reserved. Write 0 for normal operation.
Reset UTOPIA RX state machines when set to 1.
Reserved. Write 0 for normal operation.
Enable UTOPIA PHY address of IMA Group 7. A 1 enables the PHY port Address.
Enable UTOPIA PHY address of IMA Group 6. A 1 enables the PHY port Address.
...
Enable UTOPIA PHY address of IMA Group 1. A 1 enables the PHY port Address.
Enable UTOPIA PHY address of IMA Group 0. A 1 enables the PHY port Address.
0x0012 (1 reg)
1 register which contains the User Defined Byte. This byte is inserted into the
sixth byte of the header when operating in sixteen-bit mode.
0000
0x0011 (1 reg)
1 register to enable the IMA Groups. For MT90222 only groups 0,1,2 and 3 are
used.
X000000000000000
Table 10 - UTOPIA Output Group PHY Enable Register
Table 11 - UTOPIA Output User Defined Byte
Zarlink Semiconductor Inc.
MT90222/3/4
79
Description
Description
Data Sheet

Related parts for MT90222AG