UPD78F0838 Renesas Electronics Corporation., UPD78F0838 Datasheet - Page 486

• Manufacturer Part Number: UPD78F0838
• Description: 8-bit Single-chip Microcontrollers
• Manufacturer: Renesas Electronics Corporation.

14.5.14 Communication reservation
484
(1) When communication reservation function is enabled (bit 0 (IICRSV) of IIC flag register 0 (IICF0) = 0)
To start master device communications when not currently using a bus, a communication reservation can be
made to enable transmission of a start condition when the bus is released. There are two modes under which
the bus is not used.
• When arbitration results in neither master nor slave operation
• When an extension code is received and slave operation is disabled (ACK is not returned and the bus was
If bit 1 (STT0) of IICC0 is set to 1 while the bus is not used (after a stop condition is detected), a start condition
is automatically generated and wait state is set.
If an address is written to IIC shift register 0 (IIC0) after bit 4 (SPIE0) of IICC0 was set to 1, and it was detected
by generation of an interrupt request signal (INTIIC0) that the bus was released (detection of the stop
condition), then the device automatically starts communication as the master. Data written to IIC0 before the
stop condition is detected is invalid.
When STT0 has been set to 1, the operation mode (as start condition or as communication reservation) is
determined according to the bus status.
• If the bus has been released ........................................ a start condition is generated
• If the bus has not been released (standby mode) ........ communication reservation
Check whether the communication reservation operates or not by using MSTS0 (bit 7 of IIC status register 0
(IICS0)) after STT0 is set to 1 and the wait time elapses.
The wait periods, which should be set via software, are listed in Table 14-6.
Figure 14-20 shows the communication reservation timing.
released when bit 6 (LREL0) of IIC control register 0 (IICC0) was set to 1).
CLX0
0
0
0
0
0
0
0
0
1
1
1
SMC0
0
0
0
0
1
1
1
1
1
1
1
CHAPTER 14 SERIAL INTERFACE IIC0
Preliminary User’s Manual U19748EJ1V0UD
CL01
0
0
1
1
0
0
1
1
0
0
1
Table 14-6. Wait Periods
CL00
0
1
0
1
0
1
0
1
0
1
0
46 clocks
86 clocks
172 clocks
34 clocks
30 clocks
60 clocks
12 clocks
18 clocks
36 clocks
Wait Period