XC3S100E Xilinx Corp., XC3S100E Datasheet - Page 59

• Manufacturer Part Number: XC3S100E
• Description: Spartan-3e Fpga Family Complete Data Sheet
• Manufacturer: Xilinx Corp.

example, CLKFX_MULTIPLY and CLKFX_DIVIDE). If not
used, RST is tied to GND.
Table 37: Status Logic Signals
Table 38: DCM Status Bus
DS312-2 (v3.6) May 29, 2007
Product Specification
Notes:
1.
RST
STATUS[7:0]
LOCKED
3-6
Bit
0
1
2
When only the DFS clock outputs but none of the DLL clock outputs are used, this bit does not go High when the CLKIN signal stops.
Signal
Reserved
CLKIN Stopped
CLKFX Stopped
Reserved
R
Name
Input
Output
Output
Direction
-
When High, indicates that the CLKIN input signal is not toggling. When Low, indicates CLKIN
is toggling. This bit functions only when the CLKFB input is connected.
When High, indicates that the CLKFX output is not toggling. When Low, indicates the CLKFX
output is toggling. This bit functions only when the CLKFX or CLKFX180 output are connected.
-
A High resets the entire DCM to its initial power-on state. Initializes the DLL taps for
a delay of zero. Sets the LOCKED output Low. This input is asynchronous.
The bit values on the STATUS bus provide information regarding the state of DLL and
PS operation
Indicates that the CLKIN and CLKFB signals are in phase by going High. The two
signals are out-of-phase when Low.
www.xilinx.com
The eight bits of the STATUS bus are described in
Description
Description
Functional Description
(1)
Table
38.
59