XC3S100E Xilinx Corp., XC3S100E Datasheet - Page 132

no-image

XC3S100E

Manufacturer Part Number
XC3S100E
Description
Spartan-3e Fpga Family Complete Data Sheet
Manufacturer
Xilinx Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S100E
Manufacturer:
XILINX
0
Part Number:
XC3S100E-4CP132C
Manufacturer:
XILINX
0
Part Number:
XC3S100E-4CP132I
Manufacturer:
XILINX
0
Part Number:
XC3S100E-4CPG132C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S100E-4CPG132C
Manufacturer:
XILINX
0
Part Number:
XC3S100E-4CPG132C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S100E-4CPG132C
0
Part Number:
XC3S100E-4TQ144C
Manufacturer:
XILINX
Quantity:
57
Part Number:
XC3S100E-4TQ144I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S100E-4TQG144C
Manufacturer:
XILINX
Quantity:
308
DC and Switching Characteristics
Table 89: Propagation Times for the IOB Input Path
Table 90: Input Timing Adjustments by IOSTANDARD
132
Notes:
1.
2.
Single-Ended Standards
LVTTL
LVCMOS33
LVCMOS25
LVCMOS18
LVCMOS15
LVCMOS12
PCI33_3
PCI66_3
PCIX
HSTL_I_18
HSTL_III_18
SSTL18_I
SSTL2_I
Propagation Times
Following Signal Standard
Convert Input Time from
Symbol
T
T
IOPLID
The numbers in this table are tested using the methodology presented in
Table 76
This propagation time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. When this is
true, add the appropriate Input adjustment from
IOPLI
LVCMOS25 to the
(IOSTANDARD)
and
The time it takes for data to
travel from the Input pin
through the IFF latch to the
I output with no input delay
programmed
The time it takes for data to
travel from the Input pin
through the IFF latch to the
I output with the input delay
programmed
Table
Description
79.
Adjustment Below
0.42
0.42
0.96
0.62
0.26
0.41
0.41
0.22
0.12
0.17
0.30
0.15
-5
Speed Grade
0
Add the
0.43
0.43
0.98
0.63
0.27
0.42
0.42
0.22
0.12
0.17
0.30
0.15
LVCMOS25
IFD_DELAY_VALUE = 0
LVCMOS25
IFD_DELAY_VALUE =
default software setting
-4
0
Table
Conditions
90.
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
www.xilinx.com
(2)
(2)
,
,
Table 90: Input Timing Adjustments by IOSTANDARD
Notes:
1.
2.
Differential Standards
LVDS_25
BLVDS_25
MINI_LVDS_25
LVPECL_25
RSDS_25
DIFF_HSTL_I_18
DIFF_HSTL_III_18
DIFF_SSTL18_I
DIFF_SSTL2_I
Following Signal Standard
Convert Input Time from
Table 94
The numbers in this table are tested using the methodology
presented in
set forth in
These adjustments are used to convert input path times originally
specified for the LVCMOS25 standard to times that correspond to
other signal standards.
LVCMOS25 to the
DELAY_
VALUE=
(IOSTANDARD)
IFD_
0
2
3
and are based on the operating conditions set forth in
Table
XC3S100E
Table 94
All Others
Device
76,
All
Table
and are based on the operating conditions
79, and
Adjustment Below
Max
1.96
5.40
6.30
0.48
0.39
0.48
0.27
0.48
0.48
0.48
0.30
0.32
Speed Grade
-5
-5
DS312-3 (v3.6) May 29, 2007
Speed Grade
Table
Add the
Product Specification
81.
Max
2.25
5.97
7.20
0.49
0.39
0.49
0.27
0.49
0.49
0.49
0.30
0.32
-4
-4
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
R

Related parts for XC3S100E