XS1-L02A-QF124-I5 XMOS, XS1-L02A-QF124-I5 Datasheet - Page 8

• Manufacturer Part Number: XS1-L02A-QF124-I5
• Description: IC MPU 32BIT DUAL CORE 124QFN
• Manufacturer: XMOS

Specifications of XS1-L02A-QF124-I5

• Processor Type: XCore 32-Bit
• Speed: 500MHz
• Voltage: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Package / Case: 124-TFQFN Exposed Pad
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Other names: 880-1031

XMOS
ternal pull down may be required to avoid spurious transitions on reset.
The LLinks can be switched between between a slow serial mode that uses four
wires, and a fast, wide mode that needs 10 wires. These two modes use different
encoding schemes.
3.1.1 Serial LLink
The serial LLink uses two data wires, “0” and “1” in each direction (four wires in
total). A transition on wire “0” represents a zero bit and a transition on wire “1”
represents a one bit. Note that it is the transition that signals the bit; the level of
the wire is irrelevant.
For each token 10 transitions are made, transmitting 10 bits. The first 8 bits are
the token value. transmitted most significant bit first. The next bit signals whether
the transmission is a control or a data token. A 1-bit signals a control-token, a
zero-bit signals a data-token. The final bit is an even parity bit that causes both
wires to go back to low state when transmitted. The two signal wires are both at
rest between tokens.
For example, to send control token 0x09, transmit the following:
XS1-L S
10. Set wire “1” to low (terminate transmission - both wires are in rest state)
1. Set wire “0” to high (signals a zero in bit 7)
2. Set wire “0” to low (signals a zero in bit 6)
3. Set wire “0” to high (signals a zero in bit 5)
4. Set wire “0” to low (signals a zero in bit 4)
5. Set wire “1” to high (signals a one in bit 3)
6. Set wire “0” to high (signals a zero in bit 2)
7. Set wire “0” to low (signals a zero in bit 1)
8. Set wire “1” to low (signals a one in bit 0)
9. Set wire “1” to high (signals control token)
YSTEM
S
PECIFICATION
(0.9)
2008/08/25
7/40