MC9S12XDP512MAG Freescale, MC9S12XDP512MAG Datasheet - Page 88

MC9S12XDP512MAG

Manufacturer Part Number
MC9S12XDP512MAG
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDP512MAG

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
119
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
2(24-chx10-bit)
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
144
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
5 530
Part Number:
MC9S12XDP512MAG
Manufacturer:
Exar
Quantity:
20
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
3 450
Part Number:
MC9S12XDP512MAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDP512MAG
Manufacturer:
FREESCALE
Quantity:
3 450
Chapter 2 Clocks and Reset Generator (S12CRGV6)
2.3.2.5
This register enables CRG interrupt requests.
Read: Anytime
Write: Anytime
88
LOCKIE
Reset
SCMIE
Field
RTIE
ILAF
7
6
4
1
W
R
1. ILAF is set to 1 when an illegal address reset occurs. Unaffected by system reset. Cleared by power on or low
voltage reset.
RTIE
Real Time Interrupt Enable Bit
0 Interrupt requests from RTI are disabled.
1 Interrupt will be requested whenever RTIF is set.
Illegal Address Reset Flag — ILAF is set to 1 when an illegal address reset occurs. Refer to S12XMMC Block
Guide for details. This flag can only be cleared by writing a 1. Writing a 0 has no effect.
0 Illegal address reset has not occurred.
1 Illegal address reset has occurred.
Lock Interrupt Enable Bit
0 LOCK interrupt requests are disabled.
1 Interrupt will be requested whenever LOCKIF is set.
Self ClockMmode Interrupt Enable Bit
0 SCM interrupt requests are disabled.
1 Interrupt will be requested whenever SCMIF is set.
CRG Interrupt Enable Register (CRGINT)
0
7
= Unimplemented or Reserved
ILAF
6
1
Figure 2-8. CRG Interrupt Enable Register (CRGINT)
Table 2-3. CRGINT Field Descriptions
MC9S12XDP512 Data Sheet, Rev. 2.21
0
0
5
LOCKIE
0
4
Description
0
0
3
0
0
2
SCMIE
Freescale Semiconductor
0
1
0
0
0

Related parts for MC9S12XDP512MAG