MC9S12XDP512MAG Freescale, MC9S12XDP512MAG Datasheet - Page 658

• Manufacturer Part Number: MC9S12XDP512MAG
• Manufacturer: Freescale

Specifications of MC9S12XDP512MAG

• Cpu Family: HCS12
• Device Core Size: 16b
• Frequency (max): 40MHz
• Interface Type: CAN/I2C/SCI/SPI
• Total Internal Ram Size: 32KB
• # I/os (max): 119
• Number Of Timers - General Purpose: 12
• Operating Supply Voltage (typ): 2.5/5V
• Operating Supply Voltage (max): 2.75/5.5V
• Operating Supply Voltage (min): 2.35/3.15V
• On-chip Adc: 2(24-chx10-bit)
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: LQFP
• Program Memory Type: Flash
• Program Memory Size: 512KB
• Lead Free Status / RoHS Status: Compliant

Chapter 18 Memory Mapping Control (S12XMMCV3)
658
CS[3:0]E
Field
3–0
Chip Select Enables — Each of these bits enables one of the external chip selects CS3, CS2, CS1, and CS0
outputs which are asserted during accesses to specific external addresses. The associated global address
ranges are shown in
Chip selects are only active if enabled in normal expanded mode, Emulation expanded mode and special test
mode. The function disabled in all other operating modes.
0 Chip select is disabled
1 Chip select is enabled
1
When the internal NVM is enabled (see ROMON in
Register
memory block.
(MMCCTL1)) the CS0 is not asserted in the space occupied by this on-chip
Global Address Range
0x00_0800–0x0F_FFFF
0x10_0000–0x1F_FFFF
0x20_0000–0x3F_FFFF
0x40_0000–0x7F_FFFF
Table 18-6
Table 18-5. MMCCTL0 Field Descriptions
MC9S12XDP512 Data Sheet, Rev. 2.21
Table 18-6. Chip Select Signals
and
Table 18-21
Description
and
Figure
Section 18.3.2.5, “MMC Control
18-21.
Asserted Signal
CS0
CS3
CS2
CS1
1
Freescale Semiconductor