MC9S12XDP512MAG Freescale, MC9S12XDP512MAG Datasheet - Page 859

• Manufacturer Part Number: MC9S12XDP512MAG
• Manufacturer: Freescale

Specifications of MC9S12XDP512MAG

• Cpu Family: HCS12
• Device Core Size: 16b
• Frequency (max): 40MHz
• Interface Type: CAN/I2C/SCI/SPI
• Total Internal Ram Size: 32KB
• # I/os (max): 119
• Number Of Timers - General Purpose: 12
• Operating Supply Voltage (typ): 2.5/5V
• Operating Supply Voltage (max): 2.75/5.5V
• Operating Supply Voltage (min): 2.35/3.15V
• On-chip Adc: 2(24-chx10-bit)
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: LQFP
• Program Memory Type: Flash
• Program Memory Size: 512KB
• Lead Free Status / RoHS Status: Compliant

22.3.2.46 Port H Data Register (PTH)
Read: Anytime.
Write: Anytime.
Port H pins 7–0 are associated with the SCI4 and SCI5 as well as the routed SPI1 and SPI2 modules.
These pins can be used as general purpose I/O when not used with any of the peripherals.
If the data direction bits of the associated I/O pins are set to logic level “1”, a read returns the value of the
port register, otherwise the buffered pin input state is read.
The routed SPI2 function takes precedence over the SCI4 and SCI5 and the general purpose I/O function
if the routed SPI2 module is enabled. Refer to SPI section for details.
The routed SPI1 function takes precedence over the general purpose I/O function if the routed SPI1 is
enabled. Refer to SPI section for details.
The SCI4 and SCI5 function takes precedence over the general purpose I/O function if the SCI4 or SCI5
is enabled. Refer to SCI section for details.
Freescale Semiconductor
Routed
Reset
SPI
W
R
PTH7
SS2
0
7
SCK2
PTH6
0
6
Figure 22-48. Port H Data Register (PTH)
MOSI2
MC9S12XDP512 Data Sheet, Rev. 2.21
PTH5
0
5
MISO2
PTH4
0
4
Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)
PTH3
SS1
0
3
SCK1
PTH2
0
2
MOSI1
PTH1
0
1
MISO1
PTH0
0
0
861