CYRF69213-40LFXC Cypress Semiconductor Corp, CYRF69213-40LFXC Datasheet - Page 70

• Manufacturer Part Number: CYRF69213-40LFXC
• Description: IC PROC 8K FLASH 40VQFN
• Manufacturer: Cypress Semiconductor Corp
• Series: CYRFr
• Type: Transceiverr

Specifications of CYRF69213-40LFXC

• Package / Case: 40-VQFN Exposed Pad, 40-HVQFN, 40-SQFN, 40-DHVQFN
• Frequency: 2.4GHz
• Data Rate - Maximum: 1Mbps
• Modulation Or Protocol: ISM
• Applications: General Purpose
• Power - Output: 4dBm
• Sensitivity: -97dBm
• Voltage - Supply: 4 V ~ 5.5 V
• Current - Receiving: 23.4mA
• Current - Transmitting: 36.6mA
• Data Interface: PCB, Surface Mount
• Memory Size: 8kB Flash, 256B SRAM
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: 0°C ~ 70°C
• Operating Frequency: 2497 MHz
• Operating Supply Voltage: 2.5 V or 3.3 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Operating Temperature (min): 0C
• Operating Temperature (max): 70C
• Operating Temperature Classification: Commercial
• Operating Supply Voltage (min): 1.8V
• Operating Supply Voltage (typ): 2.5/3.3V
• Operating Supply Voltage (max): 3.6V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 770-1001 - ISP 4PORT CYPRESS ENCORE II MCU
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 428-1934

Document #: 001-07552 Rev. *D
Clock
F
F
3.3V Regulator
V
USB Driver
T
T
T
T
T
V
USB Data Timing
T
T
T
T
T
T
T
T
T
T
T
SPI Timing
T
T
T
T
T
T
T
T
T
T
T
T
T
T
AC Characteristics
Parameter
Non-USB Mode Driver Characteristics
IMO
ILO
ORIP
R1
R2
F1
F2
R
CRS
DRATE
DJR1
DJR2
DEOP
EOPR1
EOPR2
EOPT
UDJ1
UDJ2
LST
FPS2
SMCK
SSCK
SCKH
SCKL
MDO
MDO1
MSU
MHD
SSU
SHD
SDO
SDO1
SSS
SSH
Internal Main Oscillator Frequency
Internal Low Power Oscillator
Output Ripple Voltage
Transition Rise Time
Transition Rise Time
Transition Fall Time
Transition Fall Time
Rise/Fall Time Matching
Output Signal Crossover Voltage
Low speed Data Rate
Receiver Data Jitter Tolerance
Receiver Data Jitter Tolerance
Differential to EOP Transition Skew
EOP Width at Receiver
EOP Width at Receiver
Source EOP Width
Differential Driver Jitter
Differential Driver Jitter
Width of SE0 during Diff. Transition
SDATA/SCK Transition Fall Time
SPI Master Clock Rate
SPI Slave Clock Rate
SPI Clock High Time
SPI Clock Low Time
Master Data Output Time
Master Data Output Time,
First bit with CPHA = 0
Master Input Data Setup time
Master Input Data Hold time
Slave Input Data Setup Time
Slave Input Data Hold Time
Slave Data Output Time
Slave Data Output Time,
First bit with CPHA = 0
Slave Select Setup Time
Slave Select Hold Time
Description
[16]
No USB present
With USB present
Normal Mode
Low Power Mode
C
C
C
C
Ave. Bit Rate (1.5 Mbps ± 1.5%)
To next transition
To pair transition
Rejects as EOP
Accept as EOP
To next transition
To pair transition
F
High for CPOL = 0, Low for CPOL = 1
Low for CPOL = 0, High for CPOL = 1
SCK to data valid
Time before leading SCK edge
SCK to data valid
Time after SS LOW to data valid
Before first SCK edge
After last SCK edge
CPUCLK
LOAD
LOAD
LOAD
LOAD
= 200 pF
= 600 pF
= 200 pF
= 600 pF
/6
Conditions
1.4775
23.64
29.44
35.84
22.8
1.25
Min
–75
–45
–40
675
–95
–95
125
125
–25
100
150
150
1.3
45
75
75
80
50
50
50
50
50
Typical
1.5225
24.36
37.12
47.36
Max
25.2
CYRF69213
300
300
125
100
330
210
300
100
100
2.0
1.5
2.2
55
75
45
95
95
50
2
Page 70 of 77
Mbps
MHz
MHz
MHz
MHz
Unit
KHz
KHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
μ s
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
%
%
V
[+] Feedback