CYRF69213-40LFXC Cypress Semiconductor Corp, CYRF69213-40LFXC Datasheet - Page 29

• Manufacturer Part Number: CYRF69213-40LFXC
• Description: IC PROC 8K FLASH 40VQFN
• Manufacturer: Cypress Semiconductor Corp
• Series: CYRFr
• Type: Transceiverr

Specifications of CYRF69213-40LFXC

• Package / Case: 40-VQFN Exposed Pad, 40-HVQFN, 40-SQFN, 40-DHVQFN
• Frequency: 2.4GHz
• Data Rate - Maximum: 1Mbps
• Modulation Or Protocol: ISM
• Applications: General Purpose
• Power - Output: 4dBm
• Sensitivity: -97dBm
• Voltage - Supply: 4 V ~ 5.5 V
• Current - Receiving: 23.4mA
• Current - Transmitting: 36.6mA
• Data Interface: PCB, Surface Mount
• Memory Size: 8kB Flash, 256B SRAM
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: 0°C ~ 70°C
• Operating Frequency: 2497 MHz
• Operating Supply Voltage: 2.5 V or 3.3 V
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Operating Temperature (min): 0C
• Operating Temperature (max): 70C
• Operating Temperature Classification: Commercial
• Operating Supply Voltage (min): 1.8V
• Operating Supply Voltage (typ): 2.5/3.3V
• Operating Supply Voltage (max): 3.6V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 770-1001 - ISP 4PORT CYPRESS ENCORE II MCU
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 428-1934

Interval Timer Clock (ITMRCLK)
The Interval Timer Clock (ITMRCLK) can be sourced from the
external crystal oscillator, the Internal 24 MHz oscillator, the
internal 32 kHz low power oscillator except when in sleep mode,
or the timer capture clock. A programmable prescaler of 1, 2, 3,
or 4 then divides the selected source. The 12-bit Programmable
Interval Timer is a simple down counter with a programmable
reload value. It provides a 1 μ s resolution by default. When the
down counter reaches zero, the next clock is spent reloading.
The reload value can be read and written while the counter is
running, but care should be taken to ensure that the counter does
not unintentionally reload while the 12-bit reload value is only
partially stored—for example, between the two writes of the
12-bit value. The programmable interval timer generates an
interrupt to the CPU on each reload.
The parameters to be set appears on the device editor view of
PSoC Designer after you place the CYRF69213 Timer User
Module.
Document #: 001-07552 Rev. *D
The
S y s te m
C lo c k
C lo c k
T im e r
parameters
are
Figure 10. Programmable Interval Timer Block Diagram
C o n fig u ra tio n
S ta tu s a n d
PITIMER_Source
C o n tro l
and
1 2 -b it d o w n
PITIMER_Divider. The PITIMER_Source is the clock to the timer
and the PITMER_Divider is the value the clock is divided by.
The interval register (PITMR) holds the value that is loaded into
the PIT counter on terminal count. The PIT counter is a down
counter.
The Programmable Interval Timer resolution is configurable. For
example:
TCAPCLK divide by x of CPU clock (for example TCAPCLK
divide by 2 of a 24 MHz CPU clock gives a frequency of 12 MHz)
ITMRCLK divide by x of TCAPCLK (for example, ITMRCLK
divide by 3 of TCAPCLK is 4 MHz so resolution is 0.25 μ s)
Timer Capture Clock (TCAPCLK)
The Timer Capture clock can be sourced from the external
crystal oscillator, internal 24 MHz oscillator or the Internal 332
kHz low power oscillator except when in sleep mode. A program-
mable prescaler of 2, 4, 6, or 8 then divides the selected source.
c o u n te r
re lo a d
1 2 -b it
v a lu e
c o u n te r
re lo a d
1 2 -b it
C o n tro lle r
In te rru p t
CYRF69213
Page 29 of 77
[+] Feedback