EP9307-IRZ Cirrus Logic Inc, EP9307-IRZ Datasheet - Page 493

• Manufacturer Part Number: EP9307-IRZ
• Description: IC ARM9 SOC ARM920T 272TFBGA
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9307-IRZ

• Core Size: 16/32-Bit
• Core Processor: ARM9
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 14
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 272-TFBGA
• Controller Family/series: (ARM9)
• No. Of I/o's: 14
• Ram Memory Size: 32MB
• Cpu Speed: 200MHz
• No. Of Timers: 3
• No. Of Pwm Channels: 1
• Digital Ic Case Style: TFBGA
• Embedded Interface Type: AC97, I2S, SPI, UART, USB
• Rohs Compliant: Yes
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9307A-Z
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1133 - KIT DEVELOPMENT EP9307 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1256

PCIO
DS785UM1
31
WI
15
Address: 0x8008_0028 - Read/Write
Default: 0x0000_0000
Definition: PC Card IO register
Bit Descriptions:
30
14
RSVD
29
13
28
12
HC:
PC:
RSVD:
WI:
RSVD
27
11
26
10
HI
Copyright 2007 Cirrus Logic
25
9
The value written to this field specifies the minimum
‘number of HCLK cycles, minus 1’ that the data strobe,
MCDAENn
The data strobe assertion time is specified by (AC+1)
HCLK cycles. For example, if AC = 0x10, the data strobe
assertion time is 16 + 1 = 17 cycles of HCLK
Common space Hold time - Read/Write
The value written to this field specifies the minimum
‘number of HCLK cycles, minus 1’ between de-asserting
the data strobe, MCDAENn
strobe, MCADENn.
The Hold time is specified by (HC +1) HCLK cycles. For
example, if HC = 0xC, the Hold time is 12 + 1 = 13 cycles
of HCLK.
Common space setup time - Read/Write
The value written to this field specifies the ‘number of
HCLK cycles, minus 1’ that the address strobe,
MCADENn, is set up before assertion of the data strobe,
MCDAENn.
The Setup time is specified by (PC+1) HCLK cycles. For
example, if PC = 0x25, the Setup time is 37 + 1 = 38
cycles of HCLK.
Reserved - Unknown During Read
IO Space Width - Read/Write
The value written to this bit specifies the bus-width of the
IO space:
24
8
,
23
7
is asserted during a Read or Write access.
22
6
21
5
,
and de-asserting the address
20
4
AI
PI
19
Static Memory Controller
3
EP93xx User’s Guide
18
2
17
1
12-15
16
0
12