ATtiny5 Atmel Corporation, ATtiny5 Datasheet - Page 84

• Manufacturer Part Number: ATtiny5
• Manufacturer: Atmel Corporation

Specifications of ATtiny5

• Flash (kbytes): 0.5 Kbytes
• Pin Count: 6
• Max. Operating Frequency: 12 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 1
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 4
• Ext Interrupts: 4
• Usb Speed: No
• Usb Interface: No
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 4
• Adc Resolution (bits): 8
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 0.03
• Self Program Memory: NO
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 125
• I/o Supply Class: 1.8 to 5.5
• Operating Voltage (vcc): 1.8 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 1
• Output Compare Channels: 2
• Input Capture Channels: 1
• Pwm Channels: 2
• 32khz Rtc: No
• Calibrated Rc Oscillator: Yes

13. Analog to Digital Converter
13.1
13.2
13.3
84
Features
Overview
Operation
ATtiny4/5/9/10
•
•
•
•
•
•
•
•
•
•
•
•
ATtiny5/10 feature an 8-bit, successive approximation ADC. The ADC is connected to a 4-chan-
nel analog multiplexer which allows four single-ended voltage inputs constructed from the pins
of port B. The single-ended voltage inputs refer to 0V (GND).
The ADC contains a Sample-and-Hold-circuit, which ensures that the input voltage to the ADC is
held at a constant level during conversion. A block diagram of the ADC is shown in
on page
Internal reference voltage of V
The ADC is not available in ATtiny4/9.
In order to be able to use the ADC the Power Reduction bit, PRADC, in the Power Reduction
Register must be disabled. This is done by clearing the PRADC bit. See
tion Register” on page 26
The ADC is enabled by setting the ADC Enable bit, ADEN in “ADCSRA – ADC Control and Sta-
tus Register A”. Input channel selections will not go into effect until ADEN is set. The ADC does
not consume power when ADEN is cleared, so it is recommended to switch off the ADC before
entering power saving sleep modes.
The ADC converts an analog input voltage to an 8-bit digital value using successive approxima-
tion. The minimum value represents GND and the maximum value represents the voltage on
V
The analog input channel is selected by writing MUX1:0 bits. See
Selection Register” on page
inputs to the ADC.
The ADC generates an 8-bit result which is presented in the ADC data register. See
ADC Data Register” on page
The ADC has its own interrupt request which can be triggered when a conversion completes.
CC
8-bit Resolution
0.5 LSB Integral Non-linearity
± 1 LSB Absolute Accuracy
65µs Conversion Time
15 kSPS at Full Resolution
Four Multiplexed Single Ended Input Channels
Input Voltage Range: 0 – V
Supply Voltage Range: 2.5V – 5.5V
Free Running or Single Conversion Mode
ADC Start Conversion by Auto Triggering on Interrupt Sources
Interrupt on ADC Conversion Complete
Sleep Mode Noise Canceler
.
85.
for more details.
CC
96.
94. Any of the ADC input pins can be selected as single ended
CC
is provided on-chip.
“ADMUX – ADC Multiplexer
“PRR – Power Reduc-
8127E–AVR–11/11
Figure 13-1
“ADCL –