MC68HC908JL8 MOTOROLA [Motorola, Inc], MC68HC908JL8 Datasheet - Page 102

no-image

MC68HC908JL8

Manufacturer Part Number
MC68HC908JL8
Description
Motorola reserves the right to make changes without further notice to any products herein
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JL8CDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68HC908JL8CDWE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CFA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908JL8CFA
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
1 240
Part Number:
MC68HC908JL8CFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
1 240
Part Number:
MC68HC908JL8CFAE
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68HC908JL8CP
Manufacturer:
FREESCALE Semiconductor
Quantity:
388
Part Number:
MC68HC908JL8CP
Manufacturer:
FRE/MOT
Quantity:
20 000
Part Number:
MC68HC908JL8CSPE
Manufacturer:
SINOPOWER
Quantity:
24 000
Part Number:
MC68HC908JL8CSPE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC68HC908JL8CSPE
Manufacturer:
FREESCALE
Quantity:
51
Part Number:
MC68HC908JL8MFAE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
System Integration Module (SIM)
7.6.5 Status Flag Protection in Break Mode
7.7 Low-Power Modes
7.7.1 Wait Mode
Technical Data
102
The SIM controls whether status flags contained in other modules can
be cleared during break mode. The user can select whether flags are
protected from being cleared by properly initializing the break clear flag
enable bit (BCFE) in the break flag control register (BFCR).
Protecting flags in break mode ensures that set flags will not be cleared
while in break mode. This protection allows registers to be freely read
and written during break mode without losing status flag information.
Setting the BCFE bit enables the clearing mechanisms. Once cleared in
break mode, a flag remains cleared even when break mode is exited.
Status flags with a two-step clearing mechanism — for example, a read
of one register followed by the read or write of another — are protected,
even when the first step is accomplished prior to entering break mode.
Upon leaving break mode, execution of the second step will clear the flag
as normal.
Executing the WAIT or STOP instruction puts the MCU in a low-power-
consumption mode for standby situations. The SIM holds the CPU in a
non-clocked state. The operation of each of these modes is described
below. Both STOP and WAIT clear the interrupt mask (I) in the condition
code register, allowing interrupts to occur.
In wait mode, the CPU clocks are inactive while the peripheral clocks
continue to run.
A module that is active during wait mode can wake up the CPU with an
interrupt if the interrupt is enabled. Stacking for the interrupt begins one
cycle after the WAIT instruction during which the interrupt occurred. In
wait mode, the CPU clocks are inactive. Refer to the wait mode
subsection of each module to see if the module is active or inactive in
wait mode. Some modules can be programmed to be active in wait
mode.
Freescale Semiconductor, Inc.
For More Information On This Product,
System Integration Module (SIM)
Go to: www.freescale.com
Figure 7-15
shows the timing for wait mode entry.
MC68HC908JL8
MOTOROLA
Rev. 2.0

Related parts for MC68HC908JL8