PC87307VUL National Semiconductor, PC87307VUL Datasheet - Page 122

no-image

PC87307VUL

Manufacturer Part Number
PC87307VUL
Description
PC87307/PC97307 Plug and Play Compatible and PC97 Compliant SuperI/O
Manufacturer
National Semiconductor
Datasheet
www.national.com
Bit 7 -Printer Status
6.5.6
Reading this register returns the register content (not the
signal values, as in SPP mode).
Bit 0 - Data Strobe Control
Bit 1 - Automatic Line Feed Control
Bit 2 - Printer Initialization Control
Bit 3 - Parallel Port Input Control
1
7
This bit reflects the inverse of the state of the BUSY sig-
nal.
0 - Printer is busy (cannot accept another character
1 - Printer not busy (ready for another character).
Bit 0 directly controls the data strobe signal to the printer
via the STB signal. It is the inverse of the STB signal.
0 - The STB signal is inactive in all modes except 010
1 - In all modes, STB is active.
This bit directly controls the automatic feed XT signal to
the printer via the AFD signal. Setting this bit high caus-
es the printer to automatically feed after each line is
printed. This bit is the inverse of the AFD signal.
In mode 011, AFD is activated by both ECP hardware
and by software using this bit.
0 - No automatic line feed. (Default)
1 - Automatic line feed.
Bit 2 directly controls the signal to initialize the printer via
the INIT signal. Setting this bit to low initializes the print-
er. The INIT signal follows this bit.
0 - Initialize printer. (Default)
1 - Printer initialized.
This bit directly controls the select input device signal to
the printer via the SLIN signal. It is the inverse of the
SLIN signal.
This bit must be set to 1 before enabling the EPP or
ECP modes.
0 - The printer is not selected.
1 - The printer is selected.
Reserved
1
6
now).
and 011. In these modes, it may be active or inac-
tive as set by the software.
ECP Control Register (DCR), Offset 002h
Reserved
0
5
FIGURE 6-20. DCR Register Bitmap
Direction Control
0
4
Interrupt Enable
0
3
Parallel Port Input Control
0
2
Printer Initialization Control
0
1
Automatic Line Feed Control
0
0
Reset
Required
Data Strobe Control
Register (DCR)
Parallel Port (Logical Device 4)
ECP Control
Offset 002h
122
Bit 4 - Interrupt Enable
Bit 5 - Direction Control
Bits 7,6 - Reserved
6.5.7
The Parallel Port FIFO (CFIFO) register is write only. A byte
written to this register by PIO or DMA is pushed into the
FIFO and tagged as data.
Reading this register has no effect and the data read is un-
defined.
6.5.8
This bi-directional FIFO functions as either a write-only de-
vice when bit 5 of DCR is 0, or a read-only device when it is
1.
In the forward direction (bit 5 of DCR is 0), a byte written to
the ECP Data FIFO (DFIFO) register by PIO or DMA is
pushed into the FIFO and tagged as data. Reading this reg-
ister when set for write-only has no effect and the data read
is undefined.
In the backward direction (bit 5 of DCR is 1), the ECP auto-
matically issues ECP read cycles to fill the FIFO.
0
7
Bit 4 enables the interrupt generated by the ACK signal.
In ECP mode, this bit should be set to 0. This bit does
not float the IRQ pin.
0 - Masked. (Default)
1 - Enabled.
This bit determines the direction of the parallel port.
This is a read/write bit in EPP mode. In SPP mode it is
a write only bit. A read from it returns 1. In SPP Compat-
ible mode and in EPP mode it does not control the direc-
tion. See Table 6-4.
The ECP drives the PD7-0 pins in the forward direction,
but does not drive them in the backward direction.
This bit is readable and writable. In modes 000 and 010
the direction bit is forced to 0, internally, regardless of
the data written into this bit.
0 - ECP drives forward in output mode. (Default)
1 - ECP direction is backward.
These bits are reserved and are always 1.
0
D7
6
Parallel Port Data FIFO (CFIFO) Register,
Bits 7-5 of ECR = 010, Offset 400h
ECP Data FIFO (DFIFO) Register,
Bits 7-5 of ECR = 011, Offset 400h
FIGURE 6-21. CFIFO Register Bitmap
0
D6
5
D5
0
4
D4
0
Bits 7-5 of ECR = 010
3
D3
0
2
Data Bits
D2
0
1
D1
0
0
Reset
Required
D0
Parallel Port FIFO
Register (CFIFO)
Offset 400h

Related parts for PC87307VUL