st92f124 STMicroelectronics, st92f124 Datasheet - Page 58

no-image

st92f124

Manufacturer Part Number
st92f124
Description
8/16-bit Single Voltage Flash Mcu Family With Ram, E3 Tmemulated Eeprom, Can 2.0b And J1850 Blpd
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
st92f124R9T6
Manufacturer:
ST
0
Part Number:
st92f124R9TB
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
st92f124R9TB
Manufacturer:
ST
0
Part Number:
st92f124V1QB
Manufacturer:
MAXIM
Quantity:
56
Part Number:
st92f124V1QB
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
st92f124V1QB
Manufacturer:
ST
0
Part Number:
st92f124V1QB
Manufacturer:
ST
Quantity:
20 000
Part Number:
st92f124V1T6
Manufacturer:
MAX
Quantity:
62
Part Number:
st92f124V1T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
st92f124VQB
Manufacturer:
ST
Quantity:
1 831
ST92F124/F150/F250 - SINGLE VOLTAGE FLASH & E3 TM (EMULATED EEPROM)
REGISTER DESCRIPTION (Cont’d)
The meaning of the FESSx bit for sector x is given
in
Table 10. Sector Status Bits
FLASH &
Address: 224003h /221003h-Read Only
Reset value: 0000 0000 (00h)
Bit 7 = ERER. Erase error (Read Only).
This bit is set by hardware when an Erase error oc-
curs during a Flash or an
This error is due to a real failure of a Flash cell,
that can no longer be erased. This kind of error is
fatal and the sector where it occurred must be dis-
carded. This bit is automatically cleared when bit
FEERR of the FESR0 register is cleared by soft-
ware.
0: Erase OK
1: Erase error
Bit 6 = PGER. Program error (Read Only).
This bit is automatically set when a Program error
occurs during a Flash or an
This error is due to a real failure of a Flash cell,
that can no longer be programmed. The byte
where this error occurred must be discarded (if it
was in the
grammed to FFh and then discarded, to avoid the
error occurring again when that byte is internally
moved). This bit is automatically cleared when bit
FEERR of the FESR0 register is cleared by soft-
ware.
0: Program OK
1: Flash or
58/426
9
ERER PGER SWER
FEERR
Table
7
1
0
0
0
10.
6
E
E
E
3 TM
FBUSY
EBUSY
3 TM
3 TM
1
0
0
-
5
STATUS REGISTER 1 (FESR1)
memory, the byte must be repro-
Programming error
4
FSUSP
1
0
-
-
3
E
E
3 TM
3 TM
on-going in sec-
Write operation
2
write operation.
Suspended in
Write Error in
Sector Erase
write operation.
Don’t care
FESSx=1
meaning
Sector x
sector x
tor x
1
0
Bit 5 = SWER. Swap or 1 over 0 Error (Read On-
ly).
This bit has two different meanings, depending on
whether the current write operation is to Flash or
E
In Flash memory this bit is automatically set when
trying to program at 1 bits previously set at 0 (this
does not happen when programming the Protec-
tion bits). This error is not due to a failure of the
Flash cell, but only flags that the desired data has
not been written.
In the
when a Program error occurs during the swapping
of the unselected pages to the new sector when
the old sector is full (see AN1152 for more details).
This error is due to a real failure of a Flash cell,
that can no longer be programmed. When this er-
ror is detected, the embedded algorithm automati-
cally exits the Page Update operation at the end of
the Swap phase, without performing the Erase
Phase 0 on the full sector. In this way the old data
are kept, and through predefined routines in Test-
Flash (Find Wrong Pages = 230029h and Find
Wrong Bytes = 23002Ch), the user can compare
the old and the new data to find where the error oc-
curred.
Once the error has been discovered the user must
take to end the stopped Erase Phase 0 on the old
sector (through another predefined routine in Test-
Flash:
where the error occurred must be reprogrammed
to FFh and then discarded, to avoid the error oc-
curring again when that byte is internally moved.
This bit is automatically cleared when bit FEERR
of the FESR0 register is cleared by software.
Bit 4:0 = Reserved.
3 TM
memory.
E
Complete Swap = 23002Fh). The byte
3 TM
memory this bit is automatically set

Related parts for st92f124