st92f124 STMicroelectronics, st92f124 Datasheet - Page 364

no-image

st92f124

Manufacturer Part Number
st92f124
Description
8/16-bit Single Voltage Flash Mcu Family With Ram, E3 Tmemulated Eeprom, Can 2.0b And J1850 Blpd
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
st92f124R9T6
Manufacturer:
ST
0
Part Number:
st92f124R9TB
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
st92f124R9TB
Manufacturer:
ST
0
Part Number:
st92f124V1QB
Manufacturer:
MAXIM
Quantity:
56
Part Number:
st92f124V1QB
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
st92f124V1QB
Manufacturer:
ST
0
Part Number:
st92f124V1QB
Manufacturer:
ST
Quantity:
20 000
Part Number:
st92f124V1T6
Manufacturer:
MAX
Quantity:
62
Part Number:
st92f124V1T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
st92f124VQB
Manufacturer:
ST
Quantity:
1 831
10-BIT ANALOG TO DIGITAL CONVERTER (ADC)
ANALOG TO DIGITAL CONVERTER (Cont’d)
Figure 158. Application Example: Analog Watchdog used in Motor Speed Control
10.11.4 Interrupts
The ADC provides two interrupt sources:
– End of Conversion
– Analog Watchdog Request
The ADC Interrupt Vector Register (IVR, R255
Page 63) provides hardware generated flags
which indicate the interrupt source, thus allowing
the automatic selection of the correct interrupt
service routine.
The ADC Interrupt vector should be programmed
by the user to point to the first memory location in
364/426
9
Request
dog Re-
Analog
Watch-
End of
Conv.
quest
X
X
7
7
X
X
X
X
X
X
X
X
X
X
0
1
0
0
0
0
Address
Address
Lower
Upper
Word
Word
the Interrupt Vector table containing the base ad-
dress of the four byte area of the interrupt vector
table in which the address of the ADC interrupt
service routines are stored.
The Analog Watchdog Interrupt Pending bit (AWD,
ICR.6) is automatically set by hardware whenever
any of the two guarded analog inputs go out of
range. The Compare Result Register (CRR) tracks
the analog inputs which exceed their programmed
thresholds.
When two requests occur simultaneously, the An-
alog Watchdog Request has priority over the End
of Conversion request, which is held pending.
The Analog Watchdog Request requires the user
to poll the Compare Result Register (CRR) to de-
termine which of the four thresholds has been ex-
ceeded. The threshold status bits are set to flag an
out of range condition, and are automatically reset
by hardware after a software reset of the Analog
Watchdog Request flag in the ICR Register. The
interrupt pending flags, ECV and AWD, should be
reset by the user within the interrupt service rou-
tine. Setting either of these two bits by software
will cause an interrupt request to be generated.

Related parts for st92f124