st92f124 STMicroelectronics, st92f124 Datasheet - Page 394

no-image

st92f124

Manufacturer Part Number
st92f124
Description
8/16-bit Single Voltage Flash Mcu Family With Ram, E3 Tmemulated Eeprom, Can 2.0b And J1850 Blpd
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
st92f124R9T6
Manufacturer:
ST
0
Part Number:
st92f124R9TB
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
st92f124R9TB
Manufacturer:
ST
0
Part Number:
st92f124V1QB
Manufacturer:
MAXIM
Quantity:
56
Part Number:
st92f124V1QB
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
st92f124V1QB
Manufacturer:
ST
0
Part Number:
st92f124V1QB
Manufacturer:
ST
Quantity:
20 000
Part Number:
st92f124V1T6
Manufacturer:
MAX
Quantity:
62
Part Number:
st92f124V1T6
Manufacturer:
ST
Quantity:
20 000
Part Number:
st92f124VQB
Manufacturer:
ST
Quantity:
1 831
ST92F124/F150/F250 - ELECTRICAL CHARACTERISTICS
SPI TIMING TABLE
(V
Note:
Measurement points are V
(1) Values guaranteed by design.
Legend:
Tck = INTCLK period = Crystal Oscillator Clock period when CLOCK1 is not divided by 2;
394/426
1
N
10
11
12
13
1
2
3
4
5
6
7
8
9
DD
Symbol
= 5V
t
t
t
SPI_H
SPI_L
t
t
f
t
t
t
Lead
t
t
Hold
Rise
Lag
SPI
SPI
Fall
SU
t
t
Dis
t
H
A
V
10%, T
SPI frequency
SPI clock period
Enable lead time
Enable lag time
Clock (SCK) high time
Clock (SCK) low time
Data set-up time
Data hold time (inputs)
Access time (time to data active
from high impedance state)
Disable time (hold time to high im-
pedance state)
Data valid
Data hold time (outputs)
Rise time
(20% V
Fall time
(70% V
Crystal Oscillator Clock period x PLL factor when the PLL is enabled.
2 x Crystal Oscillator Clock period when CLOCK1 is divided by 2;
A
OL
DD
DD
=
, V
to 70% V
to 20% V
OH
Parameter
40°C to +125°C, C
, V
IL
and V
DD
DD
, C
, C
IH
L
L
in the SPI Timing Diagram.
= 200pF)
= 200pF)
Load
Master
Slave
Master
Slave
Slave
Slave
Master
Slave
Master
Slave
Master
Slave
Master
Slave
Slave
Master (before capture edge)
Slave (after enable edge)
Master (before capture edge)
Slave (after enable edge)
Outputs: SCK,MOSI,MISO
Inputs: SCK,MOSI,MISO,SS
Outputs: SCK,MOSI,MISO
Inputs: SCK,MOSI,MISO,SS
= 50pF, f
Condition
INTCLK
= 24MHz, unless otherwise specified)
f
INTCLK
4 x Tck
2 x Tck
Tck / 4
Tck / 4
Min
40
80
90
80
90
40
40
40
40
40
0
0
0
/ 128
Value
(1)
f
f
INTCLK
INTCLK
Max
120
240
120
100
100
100
100
/ 4
/ 2
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
s
s

Related parts for st92f124