MSC8103M1100 Motorola / Freescale Semiconductor, MSC8103M1100 Datasheet - Page 64

no-image

MSC8103M1100

Manufacturer Part Number
MSC8103M1100
Description
Network Processor, Networking Digital Signal Processor
Manufacturer
Motorola / Freescale Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MSC8103M1100F
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8103M1100F
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
AC Timings
2-14
Notes:
No.
11a
11b
11d
11e
11g
11h
15a
15b
11c
16
11f
10
12
13
14
1
Hold time for all signals after the 50% level of the REFCLK rising edge
ABB/AACK setup time before the 50% level of the REFCLK rising edge
DBG/DBB/BR/TC setup time before the 50% level of the REFCLK rising edge
ARTRY setup time before the 50% level of the REFCLK rising edge
TA setup time before the 50% level of the REFCLK rising edge
TEA setup time before the 50% level of the REFCLK rising edge
PSDVAL setup time before the 50% level of the REFCLK rising edge
TS setup time before the 50% level of the REFCLK rising edge
BG setup time before the 50% level of the REFCLK rising edge
Data bus setup time before the 50% level of the REFCLK rising edge in Normal
Data bus setup time before the 50% level of the REFCLK rising edge in ECC and
PARITY modes
DP setup time before the 50% level of the REFCLK rising edge
Address bus setup time before the 50% level of the REFCLK rising edge
Address attributes: TT/TBST/TSIZ/GBL setup time before the 50% level of the
REFCLK rising edge
PUPMWAIT/IRQ signals Setup time before the 50% level of the REFCLK rising edge
1.
2.
Pipeline mode
Non-pipeline mode
Pipeline mode
Non-pipeline mode
Pipeline mode
Non-pipeline mode
Pipeline mode
Non-pipeline mode
Pipeline mode
Non-pipeline mode
Extra cycle mode (SIUBCR[EXDD] = 0)
Non-extra cycle mode (SIUBCR[EXDD] = 1)
Extra cycle mode (SIUBCR[EXDD] = 0)
Non-extra cycle mode (SIUBCR[EXDD] = 1)
The setup time for these signals is for synchronous operation. Any setup time can be used for
asynchronous operation.
Input specifications are measured from the 50% level of the rising edge of REFCLK to the 50% level of
the signal. Timings are measured at the pin.
Table 2-15. AC Timing for SIU Inputs
Characteristic
Value
0.5
3.0
3.0
7.0
4.0
4.5
5.5
6.0
2.5
3.0
4.5
4.0
5.5
5.5
9.0
4.0
4.5
3.0
5.0
3.0
5.0
3.0
2
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for MSC8103M1100