MSC8103M1100 Motorola / Freescale Semiconductor, MSC8103M1100 Datasheet - Page 60

no-image

MSC8103M1100

Manufacturer Part Number
MSC8103M1100
Description
Network Processor, Networking Digital Signal Processor
Manufacturer
Motorola / Freescale Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MSC8103M1100F
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MSC8103M1100F
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
AC Timings
2-10
RSTCONF
DBREQ/
EE0
HPE/EE1
BTM[0–1]/
EE[4–5]
Note:
No.
1
2
3
4
5
6
Pin
Required external PORESET duration minimum
Delay from deassertion of external PORESET to
deassertion of internal PORESET
Delay from deassertion of internal PORESET to SPLL lock
Delay from SPLL lock to DLL lock
Delay from SPLL lock to HRESET deassertion
Delay from SPLL lock to SRESET deassertion
CLKIN = 18 MHz
CLKIN = 75 MHz
CLKIN = 18 MHz
CLKIN = 75 MHz
SPLLMFCLK = 18 MHz
SPLLMFCLK = 25 MHz
DLL enabled
— BCLK = 18 MHz
— BCLK = 75 MHz
DLL disabled
DLL enabled
— BCLK = 18 MHz
— BCLK = 75 MHz
DLL disabled
— BCLK = 18 MHz
— BCLK = 75 MHz
DLL enabled
— BCLK = 18 MHz
— BCLK = 75 MHz
DLL disabled
— BCLK = 18 MHz
— BCLK = 75 MHz
Value given for lowest possible CLKIN frequency 18 MHz to ensure proper initialization of reset sequence.
Reset Configuration
Input line sampled by the MSC8103 at the rising
edge of PORESET.
EONCE Event Bit 0
Input line sampled after SC140 core PLL locks.
Holding EE0 high when PORESET is deasserted
puts the SC140 core into Debug mode.
Host Port Enable
Input line sampled at the rising edge of PORESET.
If asserted, the Host port is enabled, the system
data bus is 32-bit wide, and the Host must
program the reset configuration word.
Boot Mode
Input lines sampled at the rising edge of
PORESET, which determine the MSC8103 Boot
mode.
Characteristics
Table 2-12. External Configuration Signals
Description
Table 2-13. Reset Timing
0
1
0
1
0
1
00
01
10
11
800 SPLLMFCLK
Reset Configuration Master.
Reset Configuration Slave.
SC140 core starts the normal processing
mode after reset.
SC140 core enters Debug mode immediately
after reset.
Host port disabled (hardware reset
configuration enabled).
Host port enabled.
MSC8103 boots from external memory.
MSC8103 boots from HDI16.
Reserved.
Reserved.
Expression
1024 CLKIN
3073 BLCK
3585 BLCK
3588 BLCK
512 BLCK
515 BLCK
16 CLKIN
Settings
888.8
213.3
Min
170.72
199.17
199.33
56.89
13.65
40.97
47.84
28.61
44.4
32.0
47.5
28.4
6.83
6.87
0.0
Max
Unit
ns
ns
ns
s
s
s
s
s
s
s
s
s
s
s
s
s
s

Related parts for MSC8103M1100