R5F61668RD50FPV Renesas Electronics America, R5F61668RD50FPV Datasheet - Page 1384

• Manufacturer Part Number: R5F61668RD50FPV
• Description: MCU 3V 1024K I-TEMP 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8SX/1600r

Specifications of R5F61668RD50FPV

• Core Processor: H8SX
• Core Size: 16/32-Bit
• Speed: 50MHz
• Connectivity: EBI/EMI, I²C, IrDA, SCI, SmartCard, USB
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 92
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 56K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Section 29 List of Registers
Register
Abbreviation
IPRE
IPRF
IPRG
IPRH
IPRI
IPRJ
IPRK
IPRL
IPRM
IPRN
IPRO
IPRQ
IPRR
ISCRH
ISCRL
DTCVBR
ABWCR
ASTCR
WTCRA
WTCRB
RDNCR
CSACR
IDLCR
BCR1
BCR2
ENDIANCR
SRAMCR
BROMCR
MPXCR
DRAMCR
Rev. 2.00 Sep. 24, 2008 Page 1350 of 1468
REJ09B0412-0200
Reset
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Module
Stop State Sleep




























































All-Module-
Clock-Stop






























Software
Standby






























Deep Software
Standby
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
Initialized*
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Hardware
Standby
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Module
I/O port
BSC