PI7C8154BNAIE Pericom Semiconductor, PI7C8154BNAIE Datasheet - Page 42

• Manufacturer Part Number: PI7C8154BNAIE
• Description: IC PCI-PCI BRIDGE ASYNC 304-PBGA
• Manufacturer: Pericom Semiconductor

Specifications of PI7C8154BNAIE

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 304-BGA
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

2.11.4
2.11.4.1
2-9 shows the response to each type of target termination that occurs during a delayed read
transaction.
PI7C8154B repeats a delayed read transaction until one of the following conditions is met:
PI7C8154B makes 2
Table 2-9 RESPONSE TO DELAYED READ TARGET TERMINATION
After PI7C8154B makes 2
bus, PI7C8154B asserts P_SERR# if the primary SERR# enable bit is set (bit 8 of command
register for secondary bus) and the delayed-write-non-delivery bit is not set. The delayed-write-
non-delivery bit is bit 5 of P_SERR# event disable register (offset 64h). PI7C8154B will report
system error. See Section 5.4 for a description of system error conditions.
TARGET TERMINATION INITIATED BY PI7C8154B
PI7C8154B can return a target retry, target disconnect, or target abort to an initiator for reasons
other than detection of that condition at the target interface.
TARGET RETRY
PI7C8154B returns a target retry to the initiator when it cannot accept write data or return read data
as a result of internal conditions. PI7C8154B returns a target retry to an initiator when any of the
following conditions is met:
FOR DELAYED WRITE TRANSACTIONS:
Target Termination
Normal
Target Retry
Target Disconnect
Target Abort
PI7C8154B completes at least one data transfer.
PI7C8154B receives a master abort.
PI7C8154B receives a target abort.
The transaction is being entered into the delayed transaction queue.
Transaction has already been entered into delayed transaction queue, but target response has
not yet been received.
Target response has been received but has not progressed to the head of the return queue.
The delayed transaction queue is full, and the transaction cannot be queued.
A transaction with the same address and command has been queued.
A locked sequence is being propagated across PI7C8154B, and the write transaction is not a
locked transaction.
The target bus is locked and the write transaction is a locked transaction.
Use more than 16 clocks to accept this transaction.
24
(default) read attempts resulting in a response of target retry.
Response
If prefetchable, target disconnect only if initiator requests more data than read
from target. If non-prefetchable, target disconnect on first data phase.
Re-initiate read transaction to target
If initiator requests more data than read from target, return target disconnect to
initiator.
Return target abort to initiator. Set received target abort bit in the target
interface status register. Set signaled target abort bit in the initiator interface
status register.
24
(default) attempts of the same delayed read transaction on the target
Page 42 of 114
ASYNCHRONOUS 2-PORT
JUNE 2008 REVISION 1.1
PCI-to-PCI BRIDGE
Advance Information
PI7C8154B