PI7C8154BNAIE Pericom Semiconductor, PI7C8154BNAIE Datasheet - Page 103

no-image

PI7C8154BNAIE

Manufacturer Part Number
PI7C8154BNAIE
Description
IC PCI-PCI BRIDGE ASYNC 304-PBGA
Manufacturer
Pericom Semiconductor
Datasheet

Specifications of PI7C8154BNAIE

Applications
*
Interface
*
Voltage - Supply
*
Package / Case
304-BGA
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C8154BNAIE
Manufacturer:
Pericom
Quantity:
10 000
16.2
16.3
Upon activation of the TRST# reset pin, the latched instruction asynchronously changes to the id
code instruction. When the TAP controller moves into the test state other than by reset activation,
the opcode changes as TDI shifts, and becomes active on the falling edge of TCK.
BOUNDARY SCAN INSTRUCTION SET
The PI7C8154B supports three mandatory boundary-scan instructions (BYPASS, SAMPLE and
EXTEST). Table 16-1 shown below lists the PI7C8154B’s boundary-scan instruction codes.
Table 16-1 TAP PINS
TAP TEST DATA REGISTERS
The PI7C8154B contains two test data registers (bypass and boundary-scan). Each test data
register selected by the TAP controller is connected serially between TDI and TDO. TDI is
connected to the test data register’s most significant bit. TDO is connected to the least significant
bit. Data is shifted one bit position within the register towards TDO on each rising edge of TCK.
While any register is selected, data is transferred from TDI to TDO without inversion. The
following sections describe each of the test data registers.
Instruction
Requisite
EXTEST
IEEE 1149.1
Required
SAMPLE
IEEE 1149.1
Required
INTSCAN
CLAMP
BYPASS
/
Opcode (binary)
00000
0001
00010
00100
11111
Page 103 of 114
Enable internal SCAN test
Description
EXTEST initiates testing of external circuitry, typically board-level
interconnects and off chip circuitry. EXTEST connects the boundary-
scan register between TDI and TDO. When EXTEST is selected, all
output signal pin values are driven by values shifted into the boundary-
scan register and may change only of the falling edge of TCK. Also,
when EXTEST is selected, all system input pin states must be loaded
into the boundary-scan register on the rising-edge of TCK.
SAMPLE performs two functions:
CLAMP instruction allows the state of the signals driven from
component pins to be determined from the boundary-scan register
while the bypass register is selected as the serial path between TDI and
TDO. The signal driven from the component pins will not change
while the CLAMP instruction is selected.
BYPASS instruction selects the one-bit bypass register between TDI
and TDO pins. 0 (binary) is the only instruction that accesses the
bypass register. While this instruction is in effect, all other test data
registers have no effect on system operation. Test data registers with
both test and system functionality performs their system functions
when this instruction is selected.
A snapshot of the sample instruction is captured on the rising
edge of TCK without interfering with normal operation. The
instruction causes boundary-scan register cells associated with
outputs to sample the value being driven.
On the falling edge of TCK, the data held in the boundary-scan
cells is transferred to the slave register cells. Typically, the slave
latched data is applied to the system outputs via the EXTEST
instruction.
ASYNCHRONOUS 2-PORT
JUNE 2008 REVISION 1.1
PCI-to-PCI BRIDGE
Advance Information
PI7C8154B

Related parts for PI7C8154BNAIE