MCF5282CVM66 Freescale, MCF5282CVM66 Datasheet - Page 230

MCF5282CVM66

Manufacturer Part Number
MCF5282CVM66
Description
Manufacturer
Freescale
Datasheet

Specifications of MCF5282CVM66

Cpu Family
MCF528x
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Interface Type
CAN/I2C/QSPI/UART
Total Internal Ram Size
64KB
# I/os (max)
150
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
3.3V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
256
Package Type
MA-BGA
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5282CVM66
Manufacturer:
FREESCAL
Quantity:
152
Part Number:
MCF5282CVM66
Manufacturer:
FREESCALE
Quantity:
1 002
Part Number:
MCF5282CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5282CVM66
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
MCF5282CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
External Interface Module (EIM)
13.4.3
During a read cycle, the device receives data from memory or from a peripheral device.
read cycle flowchart.
The read cycle timing diagram is shown in
13-6
S5
State
S5
Read
Write
Read Cycle
1.
2.
3.
4.
5.
1.
1.
Cycle
An external device has at most two CLKOUT cycles after the start of S4 to
three-state the data bus. This applies to basic read cycles, fast termination
cycles, and the last transfer of a burst.
In the following timing diagrams, TA waveforms apply for chip selects
programmed to enable either internal or external termination. TA assertion
should look the same in either case.
Set R/W to read
Place address on A[31:0]
Assert TIP, and SIZ[1:0]
Assert TS
Negate TS
Sample TA low and latch data
Start next cycle
ColdFire processor
Low
CLKOUT
Table 13-3. Bus Cycle States (continued)
CS, BS, and OE are negated on the CLKOUT falling edge of S5. The processor
The external device stops driving data between S4 and S5.
stops driving address lines and R/W on the rising edge of CLKOUT, terminating the
read or write cycle. At the same time, the processor negates TIP, and SIZ[1:0] on
the rising edge of CLKOUT.
Note that the rising edge of CLKOUT may be the start of S0 for the next access
cycle.
The data bus returns to high impedance on the rising edge of CLKOUT. The rising
edge of CLKOUT may be the start of S0 for the next access.
Figure 13-5. Read Cycle Flowchart
Figure
NOTE
NOTE
13-6.
Description
1.
2.
3.
1.
2.
Decode address and select the
appropriate slave device.
Drive data on D[31:0]
Assert TA
Negate TA.
Stop driving D[31:0]
External device
Freescale Semiconductor
Figure 13-5
is a

Related parts for MCF5282CVM66