EP3SL150F780I3N Altera, EP3SL150F780I3N Datasheet - Page 539

no-image

EP3SL150F780I3N

Manufacturer Part Number
EP3SL150F780I3N
Description
Stratix III
Manufacturer
Altera
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3SL150F780I3N
Manufacturer:
PMI
Quantity:
4
Part Number:
EP3SL150F780I3N
Manufacturer:
AVX
Quantity:
2
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
546
Part Number:
EP3SL150F780I3N
Manufacturer:
XILINX
0
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
0
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA
Quantity:
220
Part Number:
EP3SL150F780I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EP3SL150F780I3N
Quantity:
280
Part Number:
EP3SL150F780I3N WWW.YIBEIIC.COM
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
I/O Timing
Altera Corporation
November 2007
Notes to
(1)
(2)
OCTUSRCLK
t
t
t
Output Duty Cycle
OCTCAL
OCTSHIFT
RS_RT
Table 1–32. On-Chip Termination Calibration Block Specification - Preliminary
Table 1–33. Duty Cycle Distortion on Stratix III I/O Pins
Symbol
Preliminary DCD specification applies to clock outputs from PLLs, global clock tree and IOE driving dedicated
and general purpose I/O pins.
Detailed DCD specifications pending silicon characterization.
Table
1–33:
Clock required by OCT calibration blocks
Number of
for OCT Rs and Rt calibration
Number of
for OCT code to shift out per OCT calibration block
Time required to dynamically switch from Rs to Rt
Symbol
(2)
OCTUSRCLK
OCTUSRCLK
OCT Calibration Block Specifications
Table 1–32
for Stratix III devices.
DCD Specifications
Table 1–33
Detailed information on duty cycle distortion will be published after
characterization.
Timing Model
The DirectDrive
predictable performance, accurate simulation, and accurate timing
analysis across all Stratix III device densities and speed grades. This
section describes and specifies the performance of I/Os.
All specifications except the fast model are representative of worst-case
supply voltage and junction temperature conditions. Fast model
specifications are representative of best case process, supply voltage, and
junction temperature conditions.
Description
clock cycles required
clock cycles required
shows the on-chip termination calibration block specifications
lists the worst case duty cycle distortion for Stratix III devices.
Stratix III Device Datasheet: DC and Switching Characteristics
TM
Min
45
-2 Speed
technology and MultiTrack
Grade
Max
55
Notes
(1),
Min
45
-3 Speed
Grade
(2)
Stratix III Device Handbook, Volume 2
Max
- Preliminary
55
Min
TM
Min
45
-4 Speed
interconnect ensure
Grade
Typical Max
1000
2.5
28
Max
55
20
Unit
%
cycles
cycles
MHz
Unit
ns
1–27

Related parts for EP3SL150F780I3N