H8S-2350 RENESAS [Renesas Technology Corp], H8S-2350 Datasheet - Page 894

no-image

H8S-2350

Manufacturer Part Number
H8S-2350
Description
16-Bit Single-Chip Microcomputer
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
Appendix B Internal I/O Register
Short address mode
Bit
DMACR
Initial value
Read/Write
Rev. 3.00 Sep 15, 2006 page 860 of 988
REJ09B0330-0300
Data Transfer Size
0
1
Data Transfer Increment/Decrement
Byte-size transfer
Word-size transfer
0
1
:
:
:
:
MAR is incremented after a data transfer
MAR is decremented after a data transfer
DTSZ
R/W
Repeat Enable
7
0
0
1
Transfer in sequential mode
Transfer in repeat mode or idle mode
DTID
R/W
Data Transfer Direction
6
0
0
1
Dual address mode: Transfer with
MAR as source address and IOAR
as destination address
Single address mode: Transfer with
MAR as source address and DACK
pin as write strobe
Dual address mode: Transfer with
IOAR as source address and MAR
as destination address
Single address mode: Transfer with
DACK pin as read strobe and MAR
as destination address
RPE
R/W
5
0
DTDIR
R/W
4
0
DTF3
R/W
3
0
DTF2
R/W
2
0
Data Transfer Factor
0
1
DTF1
R/W
1
0
0
1
0
1
0
1
0
1
0
1
0
1
DTF0
R/W
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
0
0
0
Activated by A/D converter conversion
end interrupt
Activated by SCI channel 0 transmission
complete interrupt
Activated by SCI channel 0 reception
complete interrupt
Activated by SCI channel 1 transmission
complete interrupt
Activated by SCI channel 1 reception
complete interrupt
Activated by TPU channel 0 compare
match/input capture A interrupt
Activated by TPU channel 1 compare
match/input capture A interrupt
Activated by TPU channel 2 compare
match/input capture A interrupt
Activated by TPU channel 3 compare
match/input capture A interrupt
Activated by TPU channel 4 compare
match/input capture A interrupt
Activated by TPU channel 5 compare
match/input capture A interrupt
Channel A
Activated by DREQ pin
falling edge input
Activated by DREQ pin
low-level input
Channel B

Related parts for H8S-2350