HD6417615 Hitachi Semiconductor, HD6417615 Datasheet - Page 501

no-image

HD6417615

Manufacturer Part Number
HD6417615
Description
Hardware Manual
Manufacturer
Hitachi Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417615ARBPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417615ARF
Quantity:
8
Part Number:
HD6417615ARF
Manufacturer:
HIT
Quantity:
5 510
Part Number:
HD6417615ARF
Manufacturer:
ABB
Quantity:
5 510
Part Number:
HD6417615ARF
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417615ARFV
Manufacturer:
HITACHI
Quantity:
239
Part Number:
HD6417615ARFV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417615ARFV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Table 11.8 Relationship of Request Modes and Bus Modes by DMA Transfer Category
Address
Mode
Dual
Notes: B: Burst mode
486
C: Cycle steal mode
1. For on-chip peripheral module requests, do not specify SCIF and SIO as a transfer
2. When the transfer request source is SCIF or SIO, the transfer source or transfer
3. When the request mode is set to internal peripheral module request, set the DS bit and
4. Specify the access size that is allowed by the internal peripheral-module registers,
5. When transferring data from internal memory to a memory mapped external device, set
6. When transferring data from internal memory to external memory, set DACK to write-
7. When B (burst mode) is set in the external request mode, set the DS bits of CHCR0
8. Transfer in units of 16 bytes is enabled only when edge detection has been specified. If
Transfer Range
Between internal memory and internal
peripheral module
Between internal memory and external
memory*
Between internal peripheral modules
request source.
destination must be SCIF and SIO, respectively.
the DL bit of CHCR0 and CHCR1 to 1 and 0, respectively (detection at the falling edge
of DREQ). In addition, the bus mode can only be set to cycle-steal mode.
which are a transfer source or a transfer destination.
DACK to write-time output. When transferring from a memory mapped external device
to internal memory, set DACK to read-time output.
time output. When transferring from external memory to internal memory, set DACK to
read-time output.
and CHCR1 to 1 (edge detection). If they are set to 0 (level detection), operation cannot
be guaranteed.
transfer is attempted in units of 16 bytes when level detection has been specified,
operation cannot be guaranteed.
(cont)
6
Request Mode*
External
Automatic
Internal peripheral
module*
External
Automatic
Internal peripheral
module*
External
Automatic
Internal peripheral
module*
2
1
2
3
Bus
Mode*
B/C
B/C
C
B/C
B/C
C
B/C
B/C
C
7
Transfer
Size (Byte)
1/2/4*
1/2/4*
1/2/4*
1/2/4/16*
1/2/4/16
1/2/4
1/2/4*
1/2/4*
1/2/4*
4
4
4
4
4
4
8

Related parts for HD6417615