s3c4510b Samsung Semiconductor, Inc., s3c4510b Datasheet - Page 50

no-image

s3c4510b

Manufacturer Part Number
s3c4510b
Description
16/32-bit Risc Microcontroller
Manufacturer
Samsung Semiconductor, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
s3c4510b01-QE80
Manufacturer:
BOURNS
Quantity:
400 000
Part Number:
s3c4510b01-QE80
Manufacturer:
SUNMNG
Quantity:
853
Part Number:
s3c4510b01-QE80
Manufacturer:
SAMSUNG
Quantity:
8 000
Part Number:
s3c4510b01-QER0
Manufacturer:
AMCC
Quantity:
156
Part Number:
s3c4510b01-QER0
Manufacturer:
SAMSUMG
Quantity:
20 000
Company:
Part Number:
s3c4510b01-QER0
Quantity:
58
Part Number:
s3c4510b01-QERO
Manufacturer:
Panasonic
Quantity:
12 000
Part Number:
s3c4510b01-QERO
Manufacturer:
SAMSUNG
Quantity:
16 615
INSTRUCTION SET
ASSEMBLER SYNTAX
Items in {} are optional. Items in < > must be present.
B{L}{cond} <expression>
{L}
{cond}
<expression>
Examples
here
3-8
BAL
B
CMP
BEQ
BL
ADDS
BLCC
Used to request the branch with link form of the instruction. If absent, R14 will not be
affected by the instruction.
A two-character mnemonic as shown in Table 3-2. If absent then AL (Always) will be
used.
The destination. The assembler calculates the offset.
here
there
R1,#0
fred
sub+ROM
R1,#1
sub
; Assembles to 0xEAFFFFFE (note effect of PC offset).
; Always condition used as default.
; Compare R1 with zero and branch to fred
; if R1 was zero, otherwise continue.
; Continue to next instruction.
; Call subroutine at computed address.
; Add 1 to register 1, setting CPSR flags
; on the result then call subroutine if
; the C flag is clear, which will be the
; case unless R1 held 0xFFFFFFFF.
S3C4510B

Related parts for s3c4510b