sed1374 ETC-unknow, sed1374 Datasheet - Page 248

no-image

sed1374

Manufacturer Part Number
sed1374
Description
Sed1374 Embedded Memory Color Lcd Controller
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
sed137460B5
Manufacturer:
HIROSE
Quantity:
49 000
Part Number:
sed1374F0A
Manufacturer:
EPSON
Quantity:
650
Part Number:
sed1374FOA
Manufacturer:
NICHIA
Quantity:
12 000
Part Number:
sed1374FOA
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Page 16
6.5 Clock Input Support
6.6 LCD Panel Voltage Setting
6.7 Monochrome LCD Panel Support
6.8 Color Passive LCD Panel Support
6.9 Color TFT/D-TFD LCD Panel Support
SED1374
X26A-G-005-01
The input clock (CLKI) frequency can be up to 50.0MHz for the SED1374 if the internal
clock divide by 2 is set. If the clock divide is not used, the maximum CLKI frequency is
25MHz.
A 25.0MHz oscillator (U2, socketed) is provided as the default clock source.
The SDU1374B0C board supports both 3.3V and 5.0V LCD panels through the single LCD
connector J5. The voltage level is selected by setting jumper J4 to the appropriate position.
Refer to Table 2-3: “Jumper Settings,” on page 9 for setting this jumper.
The SED1374 directly supports 4 and 8-bit, dual and single, monochrome passive LCD
panels. All necessary signals are provided on the 40-pin ribbon cable header J5. The
interface signals on the cable are alternated with grounds to reduce crosstalk and noise.
Refer to Table 3-1: “LCD Signal Connector (J5) Pinout,” on page 10 for specific
connection information.
The SED1374 directly supports 4 and 8, dual and single, color passive LCD panels. All the
necessary signals are provided on the 40-pin ribbon cable header J5. The interface signals
on the cable are alternated with grounds to reduce crosstalk and noise.
Refer to Table 3-1: “LCD Signal Connector (J5) Pinout,” on page 10 for specific
connection information.
The SED1374 directly supports 9 and 12-bit active matrix color TFT/D-TFD panels. All
the necessary signals can also be found on the 40-pin LCD connector J5. The interface
signals on the cable are alternated with grounds to reduce crosstalk and noise.
Refer to Table 3-1: “LCD Signal Connector (J5) Pinout,” on page 10 for connection infor-
mation.
SDU1374B0C Rev. 1.0 ISA Bus Evaluation Board User Manual
Epson Research and Development
Vancouver Design Center
Issue Date: 98/10/26

Related parts for sed1374