mc68hc916y3 Freescale Semiconductor, Inc, mc68hc916y3 Datasheet - Page 103

• Manufacturer Part Number: mc68hc916y3
• Description: Mc68hc16y3 16 Bit Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

4.14.1.1 IPIPE0/IPIPE1 Multiplexing
4.14.1.2 Combining Opcode Tracking with Other Capabilities
4.14.2 Breakpoints
MC68HC16Y3/916Y3
USER’S MANUAL
Six types of information are required to track pipeline activity. To generate the six state
signals, eight pipeline states are encoded and multiplexed into IPIPE0 and IPIPE1.
The multiplexed signals have two phases. State signals are active low. Table 4-6
shows the encoding scheme.
IPIPE0 and IPIPE1 are timed so that a logic analyzer can capture all six pipeline state
signals and address, data, or control bus state in any single bus cycle. Refer to
APPENDIX A ELECTRICAL CHARACTERISTICS for specifications.
State signals can be latched asynchronously on the falling and rising edges of either
address strobe (AS) or data strobe (DS). They can also be latched synchronously
using the microcontroller CLKOUT signal. Refer to the CPU16 Reference Manual
(CPU16RM/AD) for more information on the CLKOUT signal, state signals, and state
signal demux logic.
Pipeline state signals are useful during normal instruction execution and execution of
exception handlers. The signals provide a complete model of the pipeline up to the
point a breakpoint is acknowledged.
Breakpoints are acknowledged after an instruction has executed, when it is in pipeline
Stage C. A breakpoint can initiate either exception processing or background debug-
ging mode. IPIPE0/IPIPE1 are not usable when the CPU16 is in background debug-
ging mode.
Breakpoints are set by assertion of the microcontroller BKPT pin. The CPU16 supports
breakpoints on any memory access. Acknowledged breakpoints can initiate either ex-
ception processing or background debug mode. After BDM has been enabled, the
CPU16 will enter BDM when the BKPT input is asserted.
• If BKPT assertion is synchronized with an instruction prefetch, the instruction is
tagged with the breakpoint when it enters the pipeline, and the breakpoint occurs
after the instruction executes.
Phase
1
2
Freescale Semiconductor, Inc.
For More Information On This Product,
Table 4-6 IPIPE0/IPIPE1 Encoding
IPIPE1 State
Go to: www.freescale.com
0
0
1
1
0
0
1
1
IPIPE0 State
0
1
0
1
0
1
0
1
START and FETCH
State Signal Name
EXCEPTION
ADVANCE
INVALID
FETCH
START
NULL
NULL
MOTOROLA
4-41