cs89712 Cirrus Logic, Inc., cs89712 Datasheet - Page 132

• Manufacturer Part Number: cs89712
• Description: High-performance, Low-power System-on-chip With 10base-t Ethernet Controller
• Manufacturer: Cirrus Logic, Inc.

3.18.17 TX Bid Status Register (BusST, address offset 138h)
BusST describes the status of the current transmit operation.
Reset value is: 0000 0000 0001 1000
132
5:0
7
8
TxBidErr
Bit
C
7
011000: These bits provide an internal address used by the CS89712 to identify this as register
18, the Bus Status Register. When reading this register, these bits will be 011000, where the
LSB corresponds to Bit 0.
TxBidErr: If set, the software has commanded the Ethernet port to transmit a frame that the
Ethernet port will not send. Frames that the Ethernet port will not send are:
Note that this bit is not set when transmit frames are too short.
Rdy4TxNOW: Rdy4TxNOW signals the software that the Ethernet port is ready to accept a
frame from the software for transmission. This bit is similar to Rdy4Tx (Register C, BufEvent,
Bit 8) except that there is no interrupt associated with Rdy4TxNOW. The software can poll the
CS89712 and check Rdy4TxNOW to determine if the CS89712 is ready for transmit. (See Sec-
tion 2.34, “Transmit Operation” for a description of the transmit bid process.)
B
6
011000
Table 82. TX Bid Status
5:0
A
1) Any frame greater than 1514 bytes, provided that InhibitCRC
2) Any frame greater than 1518 bytes.
(Register 9, TxCMD, Bit C) is clear.
Description
F
9
Rdy4Tx NOW
E
8
CS89712
DS502PP2
D