AT89LP51ED2 Atmel Corporation, AT89LP51ED2 Datasheet - Page 186

no-image

AT89LP51ED2

Manufacturer Part Number
AT89LP51ED2
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of AT89LP51ED2

Flash (kbytes)
64 Kbytes
Max. Operating Frequency
20 MHz
Cpu
8051-1C
Max I/o Pins
42
Spi
1
Twi (i2c)
1
Uart
1
Adc Channels
7
Adc Resolution (bits)
10
Adc Speed (ksps)
153.8
Sram (kbytes)
2.25
Eeprom (bytes)
4096
Self Program Memory
API
Operating Voltage (vcc)
2.4 to 5.5
Timers
4
Isp
SPI/OCD/UART
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89LP51ED2-20AAU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89LP51ED2-20AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89LP51ED2-20JU
Manufacturer:
Atmel
Quantity:
10 000
23.2
23.3
186
Software Breakpoints
Limitations of On-Chip Debug
AT89LP51RD2/ED2/ID2 Preliminary
The AT89LP51RD2/ED2/ID2 microcontroller includes a BREAK instruction for implementing
program memory breakpoints in software. A software breakpoint can be inserted manually by
placing the BREAK instruction in the program code. Some emulator systems may allow for auto-
matic insertion/deletion of software breakpoints. The Flash memory must be re-programmed
each time a software breakpoint is changed. Frequent insertions/deletions of software break-
points will reduce the endurance of the nonvolatile memory. Devices used for debugging
purposes should not be shipped to end customers. The BREAK instruction is treated as a two-
cycle NOP when OCD is disabled.
The AT89LP51RD2/ED2/ID2 is a fully-featured microcontroller that multiplexes several functions
on its limited I/O pins. Some device functionality must be sacrificed to provide resources for On-
Chip Debugging. The On-Chip Debug System has the following limitations:
• The Debug Clock pin (DCL) is physically located on the same pin as the External Reset
• The Debug Data pin DDA is physically located on the same pin as P4.3. The P4.3 I/O
• The bootloader has priority over OCD. Debugging is not possible when the bootloader is
• Programming of any hardware lockbit will disable OCD
• The OCD pins are not bonded in the 40-pin PDIP package. In order to debug the device, one
(RST). Therefore, an external reset source is unavailable and must be emulated when OCD
is enabled. The Reset Output feature is also disabled except during POR
function cannot be emulated in this mode
active (BLJB = 0 or hardware entry triggered)
of the 44-pin packages must be used
3714A–MICRO–7/11

Related parts for AT89LP51ED2