AM79C961AVIW AMD (ADVANCED MICRO DEVICES), AM79C961AVIW Datasheet - Page 72

• Manufacturer Part Number: AM79C961AVIW
• Manufacturer: AMD (ADVANCED MICRO DEVICES)

Specifications of AM79C961AVIW

• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (min): 4.75V
• Operating Supply Voltage (max): 5.25V
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 144
• Lead Free Status / Rohs Status: Not Compliant

8 bits, which are ignored), the entire packet will be
ignored. The MAC engine will wait for the network to go
inactive before attempting to receive the next packet.
Media Access Management
The basic requirement for all stations on the network is
to provide fairness of channel allocation. The 802.3/
Ethernet protocol defines a media access mechanism
which permits all stations to access the channel with
equality. Any node can attempt to contend for the chan-
nel by waiting for a predetermined time (Inter Packet
Gap interval) after the last activity, before transmitting
o n t h e m e d i u m . T h e c h a n n e l i s a m u l t i d r o p
communications medium (with various topological con-
figurations permitted) which allows a single station to
transmit and all other stations to receive. If two nodes
simultaneously contend for the channel, their signals
will interact, causing loss of data (defined as a collision).
It is the responsibility of the MAC to attempt to avoid
and recover from a collision, to guarantee data integrity
for the end-to-end transmission to the receiving station.
Medium Allocation (collision avoidance)
The IEEE 802.3 Standard (ISO/IEC 8802-3 1990)
requires that the CSMA/CD MAC monitor the medium
traffic by looking for carrier activity. When carrier is
detected the medium is considered busy, and the MAC
should defer to the existing message.
The IEEE 802.3 Standard also allows optional two part
deferral after a receive message.
The MAC engine implements the optional receive two
p a r t d e fe r r a l a l g o r i t h m , w i t h a f i r s t p a r t i n -
ter-frame-spacing time of 6.0 s. The second part of
the inter-frame-spacing interval is therefore 3.6 s.
72
See ANSI/IEEE Std 802.3-1990 Edition, 4.2.3.2.1:
“Note: It is possible for the PLS carrier sense
indication to fail to be asserted during a colli-
sion on the media. If the deference process
simply times the interpacket gap based on this
indication it is possible for a short interFrame
gap to be generated, leading to a potential re-
ception failure of a subsequent frame. To en-
hance system robustness the following option-
al measures, as specified in 4.2.8, are recom-
mended when InterFrameSpacingPart1 is
other than zero:
(1) Upon completing a transmission, start timing
(2) When timing an interpacket gap following re-
the interpacket gap, as soon as transmitting
and carrier Sense are both false.
ception, reset the interpacket gap timing if car-
rier Sense becomes true during the first 2/3 of
the interpacket gap timing interval. During the
final 1/3 of the interval the timer shall not be re-
set to ensure fair access to the medium. An ini-
tial period shorter than 2/3 of the interval is
permissible including zero.”
Am79C961A
The PCnet-ISA II controller will perform the two-part
deferral algorithm as specified in Section 4.2.8 (Pro-
cess Deference). The Inter Packet Gap (IPG) timer will
start timing the 9.6 s InterFrameSpacing after the
receive carrier is de-asserted. During the first part
deferral (InterFrameSpacingPart1 – IFS1) the PC-
net-ISA II controller will defer any pending transmit
frame and respond to the receive message. The IPG
counter will be reset to zero continuously until the car-
rier de-asserts, at which point the IPG counter will
resume the 9.6 s count once again. Once the IFS1
period of 6.0 s has elapsed, the PCnet-ISA II control-
ler will begi n timin g the s econ d p ar t defer ral
(InterFrameSpacingPart2 – IFS2) of 3.6 s. Once IFS1
has completed, and IFS2 has commenced, the PC-
net-ISA II controller will not defer to a receive packet if
a transmit packet is pending. This means that the PC-
net-ISA II controller will not attempt to receive the re-
ceive packet, since it will start to transmit, and generate
a collision at 9.6 s. The PCnet-ISA II controller will
guarantee to complete the preamble (64-bit) and jam
(32-bit) sequence before ceasing transmission and
invoking the random backoff algorithm.
In addition, transmit two part deferral is implemented
as an option which can be disabled using the
DXMT2PD bit (CSR3). Two-part deferral after trans-
mission is useful for ensuring that severe IPG shrink-
age cannot occur in specific circumstances, causing a
transmit message to follow a receive message so
closely as to make them indistinguishable.
During the time period immediately after a transmission
has been completed, the external transceiver (in the
case of a standard AUI connected device), should gen-
erate the SQE Test message (a nominal 10 MHz burst
of 5-15 bit times duration) on the CI pair (within 0.6 s
– 1.6 s after the transmission ceases). During the time
period in which the SQE Test message is expected the
PCnet-ISA II controller will not respond to receive car-
rier sense.
The PCnet-ISA II controller implements a carrier sense
“blinding” period within 0 – 4.0 s from de-assertion of
carrier sense after transmission. This effectively means
that when transmit two par t deferral is enabled
(DXMT2PD is cleared) the IFS1 time is from 4 s to 6
See ANSI/IEEE Std 802.3-1990 Edition, 7.2.4.6 (1):
“At the conclusion of the output function, the
DTE opens a time window during which it ex-
pects to see the signal_quality_error signal as-
serted on the Control In circuit. The time win-
dow begins when the CARRIER_STATUS be-
comes CARRIER_OFF. If execution of the out-
put function does not cause CARRIER_ON to
occur, no SQE test occurs in the DTE. The du-
ration of the window shall be at least 4.0 s but
no more than 8.0 s. During the time window
the Carrier Sense Function is inhibited.”