dsp56800eerm Freescale Semiconductor, Inc, dsp56800eerm Datasheet - Page 120

• Manufacturer Part Number: dsp56800eerm
• Description: 16-bit Digital Signal Controllers
• Manufacturer: Freescale Semiconductor, Inc

6.5.9.15
Each bit controls clocks to the indicated peripheral.
6.5.9.16
Each bit controls clocks to the indicated peripheral.
6.5.10
The I/O Short Address Location registers are used to specify the memory referenced via the I/O short
address mode. The I/O short address mode allows the instruction to specify the lower six bits of address;
the upper address bits are not directly controllable. This register set allows limited control of the full
address, as shown in
Note:
With this register set, an interrupt driver can set the SIM_ISALL register pair to point to its peripheral
registers and then use the I/O Short addressing mode to reference them. The ISR should restore this register
to its previous contents prior to returning from interrupt.
Note:
Note:
120
•
•
•
•
1 = Clocks are enabled
0 = The clock is not provided to the peripheral (the peripheral is disabled)
1 = Clocks are enabled
0 = The clock is not provided to the peripheral (the peripheral is disabled)
I/O Short Address Location Register (SIM_ISALH and SIM_ISALL)
If this register is set to something other than the top of memory (EOnCE register space) and the EX bit
in the OMR is set to 1, the JTAG port cannot access the on-chip EOnCE registers, and debug functions
will be affected.
The default value of this register set points to the EOnCE registers.
The pipeline delay between setting this register set and using short I/O addressing with the new value
is three cycles.
Pulse Width Modulator B Enable (PWMB)—1
Pulse Width Modulator A Enable (PWMA)—0
Full 24-Bit for Short I/O Address
2 bits from SIM_ISALH Register
16 Bits from SIM_ISALL Register
Figure
Figure 6-13 I/O Short Address Determination
6-13.
6 Bits from I/O Short Address Mode Instruction
56F8357 Technical Data, Rev. 15
“
Hard Coded” Address Portion
Instruction Portion
Freescale Semiconductor
Preliminary