SAM9G45 Atmel Corporation, SAM9G45 Datasheet - Page 854

no-image

SAM9G45

Manufacturer Part Number
SAM9G45
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of SAM9G45

Flash (kbytes)
0 Kbytes
Pin Count
324
Max. Operating Frequency
400 MHz
Cpu
ARM926
Hardware Qtouch Acquisition
No
Max I/o Pins
160
Ext Interrupts
160
Usb Transceiver
3
Usb Speed
Hi-Speed
Usb Interface
Host, Device
Spi
2
Twi (i2c)
2
Uart
5
Lin
4
Ssc
2
Ethernet
1
Sd / Emmc
2
Graphic Lcd
Yes
Video Decoder
No
Camera Interface
Yes
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
440
Resistive Touch Screen
Yes
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
64
Self Program Memory
NO
External Bus Interface
2
Dram Memory
DDR2/LPDDR, SDRAM/LPSDR
Nand Interface
Yes
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8/3.3
Operating Voltage (vcc)
0.9 to 1.1
Fpu
No
Mpu / Mmu
No/Yes
Timers
6
Output Compare Channels
6
Input Capture Channels
6
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
No
Figure 39-50. Slave Node Configuration, NACT = IGNORE
39.7.8.16
854
854
TXRDY
RXRDY
LINIDRX
US_LINID
US_RHR
LINTC
Read
Read
SAM9G35
SAM9G35
LIN Frame Handling With The DMAC
Break
The USART can be used in association with the DMAC in order to transfer data directly into/from
the on- and off-chip memories without any processor intervention.
The DMAC uses the trigger flags, TXRDY and RXRDY, to write or read into the USART. The
DMAC always writes in the Transmit Holding register (US_THR) and it always reads in the
Receive Holding register (US_RHR). The size of the data written or read by the DMAC in the
USART is always a byte.
Synch
Protected
Identifier
Data 1
Data N-1
Data N
Checksum
11053B–ATARM–22-Sep-11
11053B–ATARM–22-Sep-11

Related parts for SAM9G45