MPC564MZP56 Freescale Semiconductor, MPC564MZP56 Datasheet - Page 924

• Manufacturer Part Number: MPC564MZP56
• Description: IC MCU 512K FLASH 56MHZ 388-BGA
• Manufacturer: Freescale Semiconductor
• Series: MPC5xxr

Specifications of MPC564MZP56

• Core Processor: PowerPC
• Core Size: 32-Bit
• Speed: 56MHz
• Connectivity: CAN, EBI/EMI, SCI, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 56
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 2.5 V ~ 2.7 V
• Data Converters: A/D 32x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 388-BGA
• Core: PowerPC
• Processor Series: MPC5xx
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 56 MHz
• Data Ram Size: 32 KB
• On-chip Adc: Yes
• Number Of Programmable I/os: 56
• Number Of Timers: 2
• Operating Supply Voltage: 0 V to 5 V
• Mounting Style: SMD/SMT
• A/d Bit Size: 10 bit
• A/d Channels Available: 32
• Height: 1.95 mm
• Interface Type: CAN, JTAG, QSPI, SCI, SPI, UART
• Length: 27 mm
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Supply Voltage (max): 2.7 V, 5.25 V
• Supply Voltage (min): 2.5 V, 4.75 V
• Width: 27 mm
• For Use With: MPC564EVB - KIT EVAL FOR MPC561/562/563/564
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: No RoHS Version Available

Development Support
The comparators generate match events. The match events enter the instruction AND-OR logic where the
instruction watchpoints and breakpoint are generated. The instruction watchpoints, when asserted, may
generate the instruction breakpoint. Two of them may decrement one of the counters. If one of the
instruction watchpoints expires in a counter that is counting, the instruction breakpoint is asserted.
The instruction watchpoints and the load/store match events (address and data) enter the load/store
AND-OR logic where the load/store watchpoints and breakpoint are generated. The load/store
watchpoints, when asserted, may generate the load/store breakpoint or they may decrement one of the
counters. When a counter that is counting one of the load/store watchpoints expires, the load/store
breakpoint is asserted.
Watchpoints progress in the machine and are reported on retirement. Internal breakpoints progress in the
machine until they reach the top of the history buffer when the machine branches to the breakpoint
exception routine.
In order to enable the use of the breakpoint features without adding restrictions on the software, the address
of the load/store cycle that generated the load/store breakpoint is not stored in the DAR (data address
register), like other load/store type exceptions. In case of a load/store breakpoint, the address of the
load/store cycle that generated the breakpoint is stored in an implementation-dependent register called the
BAR (breakpoint address register).
Key features of internal watchpoint and breakpoint support are:
23-10
•
•
•
•
•
•
•
•
•
•
Four I-address comparators (each supports equal, not equal, greater than, less than)
Two L-address comparators (each supports equal, not equal, greater than, less than) including least
significant bits masking according to the size of the bus cycle for the byte and half-word working
modes. Refer to
Two L-data comparators (each supports equal, not equal, greater than, less than) including byte,
half-word and word operating modes and four byte mask bits for each comparator. Can be used for
fix point data. Match is detected only on the valid part of the data bus (according to the cycle’s size
and the two address least significant bits).
No internal breakpoint/watchpoint matching support for unaligned words and half-words
The L-data comparators can be programmed to treat fix point numbers as signed values or as
unsigned values
Combine comparator pairs to detect in and out of range conditions (including either signed or
unsigned values on the L-data)
A programmable AND-OR logic structure between the four instruction comparators results with
five outputs, four instruction watchpoints and one instruction breakpoint
A programmable AND-OR logic structure between the four instruction watchpoints and the four
load/store comparators results with three outputs, two load/store watchpoints and one load/store
breakpoint
Five watchpoint pins, three for the instruction and two for the load/store
Two dedicated 16-bit down counters. Each can be programmed to count either an instruction
watchpoint or an load/store watchpoint. Only architecturally executed events are counted, (count
up is performed in case of recovery).
Section 23.2.1.2, “Byte and Half-Word Working
MPC561/MPC563 Reference Manual, Rev. 1.2
Modes.”
Freescale Semiconductor