DS-FND-BSX-PC Xilinx Inc, DS-FND-BSX-PC Datasheet - Page 79

• Manufacturer Part Number: DS-FND-BSX-PC
• Description: FOUNDATION BASE SYS W/SYN EXPRES
• Manufacturer: Xilinx Inc
• Type: Foundation Systemr

Specifications of DS-FND-BSX-PC

• For Use With/related Products: Xilinx Programmable Logic Devices
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 122-1185

Foundation Series 2.1i User Guide
Defining States
4.
5.
6.
7.
8.
1.
2.
3.
4.
5.
6.
7.
8.
9.
From the Design Wizard - Language window, choose VHDL,
Verilog, or ABEL (Schematic Flow only) and select Next.
In the Design Wizard - Name window, enter a name for your
design. Select Next.
Define your ports in the Design Wizard-Ports window. Select
Next.
In the Design Wizards - Machines window, select the number of
State Machines that you want. Click Finish. The Wizard creates
the ports and gives you a template in which you can enter your
macro design.
Define the states in the FSM Editor.
From the State Editor window, select FSM
the State button in the vertical toolbar.
Place the state bubble. The default state name is S1.
Click on the state name to select it, then click again to edit the
text.
Type the desired state name.
Click on the state bubble to select it. Click and drag the small
squares to change the size and shape of the bubble. When the
state bubble is large enough to hold the name, click and drag the
state name to center it in the bubble.
Repeat steps 1-4 to create new states.
To ensure that the state machine powers up in the correct state,
you must define an asynchronous reset condition. This reset will
not be connected in the schematic, but its presence directs the
compiler to define the state encoding so that the machine will
power up in the correct state.
Select FSM
Place the reset symbol in the state diagram. Click inside a state
bubble to define this as the reset state.
To define the reset as asynchronous, right-click on the reset
symbol and select Asynchronous.
Reset, or click Reset in the vertical toolbar.
Design Methodologies - Schematic Flow
State or click on
3-21